Wafer with beveled edge region and method for analyzing shape of the same

US11056403B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11056403-B2
Application numberUS-201816173031-A
CountryUS
Kind codeB2
Filing dateOct 29, 2018
Priority dateNov 1, 2017
Publication dateJul 6, 2021
Grant dateJul 6, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments provide a method of analyzing a shape of a wafer, including: measuring a cross-sectional shape of a plurality of wafers; obtaining a first angle formed by a first line connecting a first point to a second point having a maximum curvature in an edge region of the wafer and a front surface of the wafer; forming a thin film layer on a surface of each of the wafers; measuring a thickness profile of an edge region of the wafer on which each of the thin film layers is formed; and confirming a wafer having a smallest maximum thickness profile of the thin film layer among the plurality of wafers.

First claim

Opening claim text (preview).

What is claimed is: 1. A wafer comprising: a bulk region; a front surface and a back surface of the bulk region opposite and parallel to each other; and an edge region disposed at an edge of the bulk region, wherein the edge region includes a bevel portion and an apex of an edge thereof, wherein the bevel portion includes a first point having a maximum curvature and a second point spaced apart in a direction of the apex from the first point, which are disposed in order from the front surface toward the apex, wherein a first angle formed by a first line connecting the first point to the second point and a front surface of the wafer is 22 degrees or less, and wherein the second point is positioned at a distance of 50 to 90 micrometers in a horizontal direction from a start point of the bevel portion of the edge region of the wafer. 2. The wafer of claim 1 , wherein the first angle formed by the first line connecting the first point to the second point and the front surface of the wafer is 18 degrees or more. 3. The wafer of claim 1 , wherein the bevel portion in the edge region of the wafer has a height, and the second point has a height difference within 10% from the front surface of the wafer. 4. The wafer of claim 1 , wherein the bevel portion in the edge region of the wafer has a height, and the first point has a height difference within 2.0% from the front surface of the wafer.

Assignees

Inventors

Classifications

  • by edge treatment, e.g. chamfering · CPC title

  • by shaping · CPC title

  • characterised by multiple measurements, corrections, marking or sorting processes · CPC title

  • for Group V materials or Group III-V materials · CPC title

  • located on the periphery of wafers, e.g. orientation notches or lot numbers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11056403B2 cover?
Embodiments provide a method of analyzing a shape of a wafer, including: measuring a cross-sectional shape of a plurality of wafers; obtaining a first angle formed by a first line connecting a first point to a second point having a maximum curvature in an edge region of the wafer and a front surface of the wafer; forming a thin film layer on a surface of each of the wafers; measuring a thicknes…
Who is the assignee on this patent?
Sk Siltron Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P74/203. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 06 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).