Margin determination systems and methods in optical networks
US-2017310392-A1 · Oct 26, 2017 · US
US11038549B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-11038549-B1 |
| Application number | US-202016895203-A |
| Country | US |
| Kind code | B1 |
| Filing date | Jun 8, 2020 |
| Priority date | Jun 8, 2020 |
| Publication date | Jun 15, 2021 |
| Grant date | Jun 15, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A receiver is configured to generate a digital signal representative of data conveyed by a communication signal detected at the receiver, and to apply digital signal processing to the digital signal, thereby generating a processed signal. The receiver is further configured to determine a relative noise estimate for the processed signal, and to load an amount of digital noise into the digital signal processing based on a difference between the relative noise estimate and a target. As a result of the digital noise loading, improved stability of at least one control loop in the receiver may be achieved.
Opening claim text (preview).
What is claimed is: 1. A receiver device comprising: circuitry configured to generate a digital signal representative of data conveyed by a communication signal detected at the receiver device; circuitry configured to apply digital signal processing to the digital signal, thereby generating a processed signal; circuitry configured to determine a relative noise estimate for the processed signal; and circuitry configured to load a relative amount of digital noise into the digital signal processing based on a comparison between the relative noise estimate and a target. 2. The receiver device as claimed in claim 1 , further comprising circuitry configured to increase the relative amount of digital noise responsive to determining that the relative noise estimate is lower than the target. 3. The receiver device as claimed in claim 1 , further comprising circuitry configured to decrease the relative amount of digital noise responsive to determining that the relative noise estimate is greater than the target. 4. The receiver device as claimed in claim 1 , wherein the relative noise estimate comprises an effective noise to signal ratio (ENSR) estimate or a Bit Error Ratio (BER) estimate. 5. The receiver device as claimed in claim 1 , further comprising circuitry configured to determine a loaded relative noise estimate for a new processed signal that was generated while loading the relative amount of digital noise into the digital signal processing, wherein the loaded relative noise estimate is equal to or greater than the target; and circuitry configured to calculate a new relative noise estimate based on the loaded relative noise estimate and the relative amount of digital noise. 6. The receiver device as claimed in claim 1 , further comprising circuitry configured to adjust the amount of digital noise by causing an adjustment of one or more filters comprised in the circuitry configured to apply the digital signal processing to the digital signal. 7. The receiver device as claimed in claim 1 , wherein the circuitry configured to apply the digital signal processing is further configured to implement at least one control loop, and wherein, responsive to loading the amount of digital noise into the digital signal processing, the at least one control loop is configured to operate with more stability than prior to the loading. 8. The receiver device as claimed in claim 7 , wherein the at least one control loop comprises any one or more of a least mean squares (LMS) control loop, an in-phase quadrature (IQ) control loop, and a carrier recovery loop. 9. The receiver device as claimed in claim 7 , wherein the target is a relative noise value greater than a maximum relative noise value associated with instability of the at least one control loop. 10. The receiver device as claimed in claim 1 , further comprising circuitry configured to select the target based on a current transmission mode of the receiver device. 11. A method performed at a receiver, the method comprising: generating a digital signal representative of data conveyed by a communication signal detected at the receiver; applying digital signal processing to the digital signal, thereby generating a processed signal; determining a relative noise estimate for the processed signal; and loading an amount of digital noise into the digital signal processing based on a comparison between the relative noise estimate and a target. 12. The method as claimed in claim 11 , further comprising increasing the amount of digital noise responsive to determining that the relative noise estimate is lower than the target. 13. The method as claimed in claim 11 , further comprising decreasing the amount of digital noise responsive to determining that the relative noise estimate is greater than the target. 14. The method as claimed in claim 11 , wherein the relative noise estimate comprises an effective noise to signal ratio (ENSR) estimate or a Bit Error Ratio (BER) estimate. 15. The method as claimed in claim 11 , further comprising determining a loaded relative noise estimate for a new processed signal that was generated while loading the relative amount of digital noise into the digital signal processing, wherein the loaded relative noise estimate is equal to or greater than the target; and calculating a new relative noise estimate based on the loaded relative noise estimate and the relative amount of digital noise. 16. The method as claimed in claim 11 , further comprising adjusting the amount of digital noise by causing an adjustment of one or more filters comprised in the circuitry configured to apply the digital signal processing to the digital signal. 17. The method as claimed in claim 11 , wherein the digital signal processing implements at least one control loop, the method further comprising responsive to loading the amount of digital noise, the at least one control loop operating with more stability than prior to the loading. 18. The method as claimed in claim 17 , wherein the at least one control loop comprises any one or more of a least mean squares (LMS) control loop, an in-phase quadrature (IQ) control loop, and a carrier recovery loop. 19. The method as claimed in claim 17 , wherein the target is a relative noise value greater than a maximum relative noise value associated with instability of the at least one control loop. 20. The method as claimed in claim 11 , further comprising selecting the target based on a current transmission mode of the receiver.
Arrangements for reducing noise and distortion · CPC title
Details of the electronic signal processing in coherent optical receivers · CPC title
with means for limiting noise, interference or distortion (H04B1/0483 takes precedence) · CPC title
assessing signal quality or detecting noise/interference for the received signal · CPC title
Signal-to-interference ratio [SIR] or carrier-to-interference ratio [CIR] · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.