Power semiconductor module and drive circuit
US-10622988-B2 · Apr 14, 2020 · US
US11038500B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11038500-B2 |
| Application number | US-201916564580-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 9, 2019 |
| Priority date | Jan 4, 2019 |
| Publication date | Jun 15, 2021 |
| Grant date | Jun 15, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A gate resistance adjustment device has a waveform input unit that inputs waveforms of a drain voltage or a collector voltage and a drain current or a collector current at least one of during a switching device is turned on and during the switching device is turned off, an extraction unit that extracts time required for at least one of turning on or off the switching device and a steady-state drain current or a steady-state collector current of the switching device based on the waveforms input by the waveform input unit, a calculator that calculates a gate resistance of the switching device based on the time and the steady-state drain current or the steady-state collector current that are extracted by the extraction unit, and a setting unit that sets a gate resistance calculated by the calculator in the switching device.
Opening claim text (preview).
The invention claimed is: 1. A gate resistance adjustment device comprising: a waveform input unit that inputs graphical waveforms that are an imitation of a drain voltage or a collector voltage and a drain current or a collector current at least one of during a switching device being turned on and during the switching device being turned off; an extraction unit that extracts a time required for at least one of turning on or off the switching device and a steady-state drain current or a steady-state collector current of the switching device based on the waveforms input by the waveform input unit; a calculator that calculates a gate resistance of the switching device based on the time and the steady-state drain current or the steady-state collector current that are extracted by the extraction unit; and a setting unit that sets a gate resistance calculated by the calculator in the switching device. 2. The gate resistance adjustment device according to claim 1 , wherein the extraction unit extracts at least one of a direct bias voltage and a steady-state gate voltage of the switching device in addition to time required for at least one of turning on or off the switching device and a steady-state drain current or a steady-state collector current of the switching device based on the waveforms, and the calculator calculates a gate resistance of the switching device based on at least one of the direct bias voltage and the steady-state gate voltage of the switching device in addition to the time and the steady-state drain current or the steady-state collector current that are extracted by the extraction unit. 3. The gate resistance adjustment device according to claim 1 , further comprising a storage unit that stores a gate resistance calculated by the calculator, wherein the setting unit reads the gate resistance stored in the storage unit and sets the gate resistance in the switching device. 4. The gate resistance adjustment device according to claim 1 , wherein the calculator calculates a gate resistance of the switching device based on information about electrical characteristics of the switching device in addition to the time and the steady-state drain current or the steady-state collector current that are extracted by the extraction unit. 5. The gate resistance adjustment device according to claim 4 , wherein the information about electrical characteristics includes a threshold voltage, a transconductance, gate-source capacitance, and gate-drain capacitance of the switching device. 6. The gate resistance adjustment device according to claim 1 , wherein the calculator calculates the gate resistance during the switching device is turned on and the gate resistance during the switching device is turned off based on different model equations. 7. The gate resistance adjustment device according to claim 6 , wherein the calculator calculates each of the model equations based on an equivalent circuit of the switching device. 8. The gate resistance adjustment device according to claim 6 , wherein the calculator calculates the model equations fitting experimental waveforms during the switching device is turned on and during the switching device is turned off. 9. The gate resistance adjustment device according to claim 6 , wherein the calculator calculates the gate resistance using a first model equation based on a time change of the drain current or the collector current in a first time period during which the switching device is turned on, and calculates the gate resistance using a second model equation based on a time change of the drain voltage or the collector voltage in a second time period following the first time period during which the switching device is turned on, and the setting unit sets a gate resistance of the switching device so as to be switched between the first time period and the second time period during which the switching device is turned on, based on the gate resistance calculated by the calculator. 10. The gate resistance adjustment device according to claim 6 , wherein the calculator calculates the gate resistance using a third model equation based on a time change of the drain current or the collector current in a third time period during which the switching device is turned off, and calculates the gate resistance using a fourth model equation based on a time change of the drain voltage or the collector voltage in a fourth time period following the third time period during which the switching device is turned off, and the setting unit sets a gate resistance of the switching device so as to be switched between the third time period and the fourth time period during which the switching device is turned off, based on the gate resistance calculated by the calculator.
Measuring means of, e.g. currents through or voltages across the switch · CPC title
for testing field effect transistors, i.e. FET's · CPC title
in field-effect transistor switches · CPC title
in composite switches · CPC title
the devices being field-effect transistors · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.