Identity recognition display device, and array substrate and identity recognition circuit thereof

US11036977B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11036977-B2
Application numberUS-201715573228-A
CountryUS
Kind codeB2
Filing dateJun 8, 2017
Priority dateAug 15, 2016
Publication dateJun 15, 2021
Grant dateJun 15, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An identity recognition device, and an substrate and an identity recognition circuit are disclosed. In the substrate, a plurality of second recognition output lines are added to be arranged in pairs with first recognition output lines. A control signal loaded to the control signal line will be coupled to the first and second recognition output lines by the parasitic capacitance between the control signal line and the recognition output lines to cause similar signal interference to the first and second recognition output lines. During the identity recognition time period, the signal interference in the electric signal outputted by the first recognition output line can be removed by utilizing the similar noise signal received by the second recognition output line, in such a way to improve the signal-to-noise ratio and detection precision of the identity recognition signal.

First claim

Opening claim text (preview).

What is claimed is: 1. An identity recognition substrate comprising: a plurality of pixel circuits arranged in array on a base substrate, a plurality of control signal lines connected correspondingly with respective rows of the pixel circuits, a plurality of photosensitive elements arranged in array, a plurality of first recognition output lines connected correspondingly with respective columns of the photosensitive elements, a plurality of second recognition output lines arranged in pairs with respective first recognition output lines, and a detection circuit connected with the first recognition output lines and the second recognition output lines respectively; wherein a first recognition output line and a second recognition output line arranged in pair extend in the same direction, and an orthographic projection of a control signal line overlapping the respective orthographic projections of the first recognition output line and the second recognition output line arranged in pair, wherein a control signal loaded to the control signal line causes signal interference to the first recognition output line and the second recognition output line arranged in pair; the second recognition output line is connected at only one end with the detection circuit and arranged in suspension at the other end; the detection circuit is configured to denoise an electric signal outputted from the first recognition output line according to a noise signal outputted from the second recognition output line during an identity recognition time period, wherein the noise signal results from the signal interference to the second recognition output line caused by the control signal. 2. The identity recognition substrate according to claim 1 , wherein the first recognition output line and the second recognition output line arranged in pair are located in the same gap between the pixel circuits. 3. The identity recognition substrate according to claim 2 , wherein the first recognition output line and the second recognition output line arranged in pair are arranged substantially mutually in parallel. 4. The identity recognition substrate according to claim 1 , wherein the second recognition output line and the first recognition output line are arranged in the same layer and substantially in parallel, and the second recognition output line and the first recognition output line have an equal line width. 5. The identity recognition substrate according to claim 1 , wherein the detection circuit comprises a plurality of detection sub-circuits, each of the detection sub-circuits corresponds in a one-to-one relationship to and is connected with each pair of the first recognition output line and second recognition output line. 6. The identity recognition substrate according to claim 5 , wherein each of the detection sub-circuits comprises: a differential circuit configured to differentiate electric signals outputted from the first recognition output line and the second recognition output line to obtain a differential signal, thereby denoise an electric signal outputted from the first recognition output line. 7. The identity recognition substrate according to claim 6 , wherein each of the detection sub-circuits further comprises: a first voltage conversion circuit configured to convert the received current signal outputted from the first recognition output line into a first voltage signal; a second voltage conversion circuit configured to convert the received current signal outputted from the second recognition output line into a second voltage signal; a first filter-amplifying circuit connected with an output terminal of the differential circuit and configured to filter-amplify the differential signal; a demodulation circuit connected with an output terminal of the first filter-amplifying circuit and configured to demodulate the filter-amplified differential signal according to a received fingerprint demodulation carrier wave signal sent by a modulator; a second filter-amplifying circuit connected with an output terminal of the demodulation circuit and configured to filter-amplify the demodulated differential signal; and an analog-to-digital conversion circuit connected with an output terminal of the second filter-amplifying circuit and configured to convert the filter-amplified demodulated differential signal from an analog signal into a digital signal, wherein the differential circuit is connected to the output terminal of the first voltage conversion circuit and the output terminal of the second voltage conversion circuit, and configured to differentiate the first voltage signal and the second voltage signal to obtain the differential signal. 8. The identity recognition substrate according to claim 7 , wherein the fingerprint demodulation carrier wave signal has the same signal frequency as the control signal. 9. The identity recognition substrate according to claim 8 , wherein a particular fixed phase difference exists between the fingerprint demodulation carrier wave signal and the control signal. 10. The identity recognition substrate according to claim 9 , wherein the fixed phase difference is 0 or 180 degrees. 11. The identity recognition substrate according to claim 6 , wherein each of the detection sub-circuits further comprises: a first voltage conversion circuit configured to convert the received current signal outputted from the first recognition output line into a first voltage signal; a second voltage conversion circuit configured to convert the received current signal outputted from the second recognition output line into a second voltage signal; a first filter-amplifying circuit connected with an output terminal of the first voltage conversion circuit and configured to filter-amplify the first voltage signal; a second filter-amplifying circuit connected with an output terminal of the second voltage conversion circuit and configured to filter-amplify the second voltage signal; a demodulation circuit connected with an output terminal of the differential circuit and configured to demodulate the differential signal according to a received fingerprint demodulation carrier wave signal sent by a modulator; a third filter-amplifying circuit connected with an output terminal of the demodulation circuit and configured to filter-amplify the demodulated differential signal; and an analog-to-digital conversion circuit connected with an output terminal of the third filter-amplifying circuit and configured to convert the filter-amplified demodulated differential signal from an analog signal into a digital signal, wherein the differential circuit is connected to the output terminal of the first filter-amplifying circuit and the output terminal of the second filter-amplifying circuit, and configured to differentiate the filter-amplified first voltage signal and the filter-amplified second voltage signal to obtain the differential signal. 12. The identity recognition substrate according to claim 6 , wherein each of the detection sub-circuits further comprises: a first voltage conversion circuit configured to convert the received current signal outputted from the first recognition output line into a first voltage signal; a second voltage conversion circuit configured to convert the received current signal outputted from the second recognition output line into a second voltage signal; a first filter-amplifying circuit connected with an output terminal of the first voltage conversion circuit and configured to filter-amplify the first voltage signal; a second filter-amplifying circuit connected with an output terminal of the second voltage conversion circuit and configured to filter-amplify the second volta

Assignees

Inventors

Classifications

  • Preprocessing; Feature extraction · CPC title

  • Noise filtering · CPC title

  • Denoising · CPC title

  • using electro-optical elements or layers, e.g. electroluminescent sensing · CPC title

  • Contact-type image sensors [CIS] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11036977B2 cover?
An identity recognition device, and an substrate and an identity recognition circuit are disclosed. In the substrate, a plurality of second recognition output lines are added to be arranged in pairs with first recognition output lines. A control signal loaded to the control signal line will be coupled to the first and second recognition output lines by the parasitic capacitance between the cont…
Who is the assignee on this patent?
Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06V40/1318. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 15 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).