Video encoder, video decoder, and video system

US11025910B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11025910-B2
Application numberUS-201916576748-A
CountryUS
Kind codeB2
Filing dateSep 19, 2019
Priority dateSep 3, 2019
Publication dateJun 1, 2021
Grant dateJun 1, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A video encoder, a video decoder and a video system are provided. The video encoder performs a video encoding operation on a first video frame stream to generate an encoded stream to the video decoder, wherein the encoded stream contains deblocking filtering information. The video decoder performs a video decoding operation on the encoded stream to generate a second video frame stream. The video decoder determines whether to forcibly perform a deblocking filtering operation on a current block of a current frame of the second video frame stream according to the deblocking filtering information.

First claim

Opening claim text (preview).

What is claimed is: 1. A video encoder, capable of providing an encoded stream to a video decoder, comprising: a video encoding circuit, configured to perform a video encoding operation on a video frame stream to generate the encoded stream; and a control circuit, coupled to the video encoding circuit to control the video encoding operation, wherein the control circuit adds deblocking filtering information into the encoded stream to be provided to the video decoder, wherein when a current block of a current frame has irregular textures, the deblocking filtering information is provided to the video decoder for the video decoder to forcibly perform a deblocking filtering operation on the current block of the current frame, and when the video decoder determines not to forcibly perform the deblocking filtering operation on the current block, the video decoder selectively performs the deblocking filtering operation on the current block according to a texture degree of the current block. 2. The video encoder according to claim 1 , wherein the deblocking filtering information is provided to the video decoder, such that the video decoder determines whether to forcibly perform the deblocking filtering operation on at least one current block of the current frame according to the deblocking filtering information. 3. The video encoder according to claim 2 , wherein the video encoder further comprises encoding mode information, the encoding mode information indicates an encoding mode in the encoded stream, and the encoding mode information is provided to the video decoder, such that the video decoder determines whether the current block of the current frame is an edge of a unit block. 4. The video encoder according to claim 3 , wherein the deblocking filtering information and the encoding mode information are both provided to the video decoder, such that the video decoder determines whether to forcibly perform the deblocking filtering operation on the at least one current block of the current frame according to both the deblocking filtering information and the encoding mode information. 5. The video encoder according to claim 2 , wherein the deblocking filtering information comprises information for the video decoder to determine whether to forcibly perform the deblocking filtering operation on only a current block of the current frame according to the deblocking filtering information. 6. The video encoder according to claim 2 , wherein the deblocking filtering information comprises information for the video decoder to determine whether to forcibly perform the deblocking filtering operation on all blocks of the current frame according to the deblocking filtering information. 7. The video encoder according to claim 1 , wherein the control circuit calculates the texture degree for the current block of the current frame to determine the deblocking filtering information of the current block. 8. The video encoder according to claim 1 , wherein the deblocking filtering information comprises a plurality of flags corresponding to different blocks of the current frame, wherein the flags comprise a current flag corresponding to the current block of the current frame. 9. The video encoder according to claim 8 , wherein a flag for each block in the current frame is provided to the video decoder, such that the video decoder determines whether to forcibly perform the deblocking filtering operation on the current block according to flag information of each block in the current frame. 10. The video encoder according to claim 8 , wherein the encoded stream comprises a header of the current frame, and the flag for each block in the current frame are recorded in the header of the current frame of the encoded stream. 11. The video encoder according to claim 1 , wherein the deblocking filtering information is recorded in a stream syntax of the encoded stream. 12. The video encoder according to claim 11 , wherein the deblocking filtering information recorded in the stream syntax of the encoded stream is provided to the video decoder, such that the video decoder determines whether to forcibly perform the deblocking filtering operation on all blocks of the current frame according to the deblocking filtering information. 13. The video encoder according to claim 1 , wherein the video encoding operation of the video encoding circuit includes HEVC or H.265, the video encoding circuit generates a reconstructed frame according to the encoded stream, and the video encoding circuit performs deblocking process on the reconstructed frame to generate a deblocked frame for referred to a next frame of the video frame stream. 14. A video decoder capable of processing an encoded stream provided by a video encoder, wherein the encoded stream comprises deblocking filtering information provided by the encoder and the deblocking filtering information is added into the encoded stream to be provided to the video decoder, comprising: a video decoding circuit, configured to perform a video decoding operation on an encoded stream to generate a decoded stream; and a deblocking filtering circuit, coupled to the video decoding circuit to receive the decoded stream, and configured to perform a deblocking filtering operation on the decoded stream to generate a video frame stream, wherein the deblocking filtering circuit is configured to determine whether to forcibly perform the deblocking filtering operation on a current block of a current frame according to the deblocking filtering information, wherein when the current block of the current frame has irregular textures, the deblocking filtering information is provided to the video decoder for the video decoder to forcibly perform the deblocking filtering operation on the current block of the current frame, and when the video decoder determines not to forcibly perform the deblocking filtering operation on the current block, the video decoder selectively performs the deblocking filtering operation on the current block according to a texture degree of the current block. 15. The video decoder according to claim 14 , wherein encoding mode information is provided to the video decoder, the encoding mode information indicates an encoding mode in the encoded stream, and the video decoder determines whether the current block of the current frame is an edge of a transform block according to the encoding mode information. 16. The video decoder according to claim 15 , wherein the deblocking filtering information and the encoding mode information are both provided to the video decoder, and the video decoder determines whether to forcibly perform the deblocking filtering operation on the at least one current block of the current frame according to both the deblocking filtering information and the encoding mode information. 17. The video decoder according to claim 14 , wherein the deblocking filtering information comprises information for the video decoder to determine whether to forcibly perform the deblocking filtering operation on only a current block of the current frame according to the deblocking filtering information. 18. The video decoder according to claim 14 , wherein the deblocking filtering information comprises information for the video decoder to determine whether to forcibly perform the deblocking filtering operation on all blocks of the current frame according to the deblocking filtering information. 19. The video decoder according to claim 14 , wherein the deblocking filtering information comprises a plurality of flags corresponding to different blocks of the

Assignees

Inventors

Classifications

  • Decoders specially adapted therefor, e.g. video decoders which are asymmetric with respect to the encoder · CPC title

  • the unit being a video data packet, e.g. a network abstraction layer [NAL] unit · CPC title

  • H04N19/117Primary

    Filters, e.g. for pre-processing or post-processing (sub-band filter banks H04N19/635) · CPC title

  • Embedding additional information in the video signal during the compression process (H04N19/517, H04N19/68, H04N19/70 take precedence) · CPC title

  • characterised by syntax aspects related to video coding, e.g. related to compression standards · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11025910B2 cover?
A video encoder, a video decoder and a video system are provided. The video encoder performs a video encoding operation on a first video frame stream to generate an encoded stream to the video decoder, wherein the encoded stream contains deblocking filtering information. The video decoder performs a video decoding operation on the encoded stream to generate a second video frame stream. The vide…
Who is the assignee on this patent?
Novatek Microelectronics Corp
What technology area does this patent fall under?
Primary CPC classification H04N19/117. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).