Composite right-hand left-hand distributed attenuator

Patent metadata

Field	Value
Publication number	US-11012113-B2
Application number	US-201816146036-A
Country	US
Kind code	B2
Filing date	Sep 28, 2018
Priority date	Sep 28, 2018
Publication date	May 18, 2021
Grant date	May 18, 2021

Abstract

A variable loss attenuator is provided. Two or more controllable stages each include a differential or single-ended π network. Each π network includes one or more series elements connected in series between the signal input and the signal output. Each series element includes a series transistor, which may potentially be provided without an inductor in parallel. Each π network includes a plurality of shunt elements each including at least one respective shunt transistor. An input stage connects to the first controllable stage and an output stage connects from the last controllable stage. Intermediate stages connect the controllable stages to one another. Each of the input stage, output stage, and intermediate stages include a right-handed transmission line component and coupled between the signal input and a first one of the controllable stages. Shunt inductors are located at inputs and outputs of each of the controllable stages.

First claim

We claim:

1. A variable loss attenuator apparatus comprising:
a signal input;
a signal output;
two or more controllable stages each comprising:
a differential or single-ended π network comprising: one or more series elements each connected in series between the signal input and the signal output and including at least one respective series transistor without an inductor in parallel with the respective series transistor; and a plurality of shunt elements each including at least one respective shunt transistor;
an input stage comprising a first right-handed transmission line component and coupled between the signal input and a first one of the controllable stages;
an output stage comprising a second right-handed transmission line component and coupled between a last one of the controllable stages and the signal output;
one or more intermediate stages each comprising further respective right-handed transmission line components and coupled between successive ones of the controllable stages; and

a plurality of shunt inductors located at inputs and outputs of each of the two or more controllable stages.

2. The apparatus of claim 1 , the apparatus controllable to attenuate an input signal by a controllable amount, wherein, as the controllable amount of attenuation progressively increases, the apparatus acts progressively more as a composite right-handed, left-handed transmission line comprising a left-handed transmission line portion having series capacitance and shunt inductance, wherein the series capacitance is provided using parasitic capacitance of the at least one respective transistor.

3. The apparatus of claim 1 , the apparatus controllable to attenuate an input signal by a controllable amount, wherein, as the controllable amount of attenuation progressively increases, the apparatus acts progressively more as a composite right-handed, lossy left-handed transmission line, and as the controllable amount of attenuation progressively decreases, the apparatus acts progressively more as a low-loss right-handed transmission line with shunt parallel LC resonance.

4. The apparatus of claim 1 , further configured and controlled so that, when a desired amount of input signal attenuation is low, the series transistors operate substantially as resistors with relatively low resistance thereby mitigating parasitic capacitance of the series transistors, and when a desired amount of input signal attenuation increases, the shunt transistors operate progressively more as shunt resistances.

5. The apparatus of claim 1 , wherein some or all of the input stage, the output stage, and the one or more intermediate stages are provided as transmission lines.

6. The apparatus of claim 1 , wherein the π network is the single-ended π network, and wherein the one or more series elements consists essentially of a single series element located between the signal input and the signal output.

7. The apparatus of claim 1 , wherein the π network is the single-ended π network, and wherein each of the plurality of shunt elements consists essentially of a single shunt transistor having one terminal connected to ground.

8. The apparatus of claim 1 , wherein the two or more controllable stages consists of three controllable stages.

9. The apparatus of claim 1 , wherein the two or more controllable stages comprises four or more controllable stages.

10. The apparatus of claim 1 , further comprising a control circuit configured to cause the apparatus to attenuate an input signal by a controllable amount, wherein, as the controllable amount of attenuation progressively increases, the control circuit causes the series transistors to be progressively adjusted toward an OFF condition, and the control circuit causes the shunt transistors to be progressively adjusted toward an ON condition.

11. The apparatus of claim 1 , wherein the π network is the differential π network, and wherein the one or more series elements includes two series elements respectively located on opposing lines of the apparatus between the signal input and the signal output.

12. The apparatus of claim 11 , wherein the π network is the differential π network, and wherein each of the plurality of shunt elements includes two shunt transistors having a virtual ground there between.

13. The apparatus of claim 1 , wherein each of the series transistors and each of the shunt transistors is operated as a controllable varistor having parasitic capacitance.

14. The apparatus of claim 13 , wherein the series transistors are configured to have a minimum resistance which approaches zero, the shunt transistors are configured to have a minimum resistance which approaches 50Ω, or both.

15. A method for operating the variable loss attenuator of claim 1 , the method comprising:
obtaining a desired signal level to be provided by the variable loss attenuator; and
controlling the series transistors and the shunt transistors of the attenuator apparatus to implement the desired signal level.

16. The method of claim 15 , wherein controlling the series transistors comprises adjusting the series transistors toward an ON condition and adjusting the shunt transistors toward an OFF condition as the desired signal gain increases toward a maximum gain, and adjusting the series transistors toward the OFF condition and adjusting the shunt transistors toward the ON condition as the desired signal gain decreases toward a maximum loss.

17. A variable loss attenuator apparatus comprising:
a signal input;
a signal output;
two or more controllable stages each comprising:
a differential or single-ended π network comprising: one or more series elements each connected in series between the signal input and the signal output and including at least one respective series transistor without an inductor in parallel with the respective series transistor; and a plurality of shunt elements each including at least one respective shunt transistor;
an input stage comprising a first right-handed transmission line component and coupled between the signal input and a first one of the controllable stages;
an output stage comprising a second right-handed transmission line component and coupled between a last one of the controllable stages and the signal output; and
one or more intermediate stages each comprising further respective right-handed transmission line components and coupled between successive ones of the controllable stages;

wherein some or all of the input stage, the output stage, and the one or more intermediate stages are provided using distributed elements, discrete components, or a combination thereof.

18. The apparatus of claim 17 , further configured and controlled so that, when a desired amount of input signal attenuation is low, the series transistors operate substantially as resistors with relatively low resistance thereby mitigating parasitic capacitance of the series transistors, and when a desired amount of input signal attenuation increases, the shunt transistors operate progressively more as shunt resistances.

19. The apparatus of claim 17 , wherein some or all of the input stage, the output stage, and the one or more intermediate stages are provided as transmission lines.

20. The apparatus of claim 17 , wherein each of the series transistors and each of the shunt transistors is operated as a controllable varistor having parasitic capacitance.

Assignees

• Taghizadeh Ansari Kimia
• Ross Tyler Neil
• Huawei Tech Co Ltd

Inventors

• Taghizadeh Ansari Kimia
• Ross Tyler Neil

Classifications

• H03H7/25

  comprising an element controlled by an electric or magnetic variable (H03H7/27 takes precedence) · CPC title

• H04B3/145 Primary

  variable equalisers · CPC title

• H03H11/24

  Frequency-independent attenuators · CPC title

• H03H7/075

  Ladder networks, e.g. electric wave filters · CPC title

• H04B3/32

  Reducing cross-talk, e.g. by compensating · CPC title