Shift register, gate driving circuit, display device, and driving method of node sustaining circuit

Patent metadata

Field	Value
Publication number	US-11011246-B2
Application number	US-201916572136-A
Country	US
Kind code	B2
Filing date	Sep 16, 2019
Priority date	Mar 19, 2019
Publication date	May 18, 2021
Grant date	May 18, 2021

Abstract

A shift register, a gate driving circuit, a display device, and a driving method of a node sustaining circuit are disclosed. The shift register includes an input sub-circuit, a reset sub-circuit, an output sub-circuit, a pull-down sub-circuit, a first control sub-circuit, a second control sub-circuit, a first storage sub-circuit, and a node sustaining circuit. The node sustaining circuit is configured to sustain the potential of a node, which is one of a pull-up node or a pull-down node in the shift register.

First claim

We claim:

1. A shift register comprising:
an input sub-circuit connected to a signal input terminal, a first power supply terminal, and a pull-up node, wherein the input sub-circuit is configured to output a voltage of the first power supply terminal to the pull-up node under the control of a voltage of the signal input terminal;
a reset sub-circuit connected to the pull-up node, a second power supply terminal, and a reset signal terminal, wherein the reset sub-circuit is configured to output a voltage of the second power supply terminal to the pull-up node under the control of a voltage of the reset signal terminal;
an output sub-circuit connected to the pull-up node, a signal output terminal, and a clock signal terminal, wherein the output sub-circuit is configured to output a voltage of the clock signal terminal to the signal output terminal under the control of the voltage of the pull-up node;
a pull-down sub-circuit connected to a pull-down node, a second level terminal, and the signal output terminal, wherein the pull-down sub-circuit is configured to output a second level voltage of the second level terminal to the signal output terminal under the control of a voltage of the pull-down node;
a first control sub-circuit is connected to the reset signal terminal, the first power supply terminal, and the pull-down node, wherein the first control sub-circuit is configured to output the voltage of the first power supply terminal to the pull-down node under the control of the voltage of the reset signal terminal;
a second control sub-circuit is connected to the signal input terminal, the second power supply terminal, and the pull-down node, wherein the second control sub-circuit is configured to output the voltage of the second power supply terminal to the pull-down node under the control of the voltage of the signal input terminal;
a first storage sub-circuit is connected to the pull-up node and the signal output terminal; the first storage sub-circuit is configured to sustain the potential of the pull-up node, wherein the first storage sub-circuit is further configured to charge the pull-up node; and
a first node sustaining circuit connected to a first node, a first level terminal and the second-level terminal, wherein the first node sustaining circuit is configured to sustain the potential of the first node under the control of a first level voltage of the first level terminal and the second level voltage of the second level terminal, wherein the first node is one of the pull-up node or the pull-down node.

2. The shift register according to claim 1 , wherein:
the first node sustaining circuit comprises a first sustainment control sub-circuit and a second sustainment control sub-circuit;
the first sustainment control sub-circuit is connected to the first node, the first level terminal, the second level terminal, and the second sustainment control sub-circuit, and configured to output the first level voltage of the first level terminal or the second level voltage of the second level terminal to the second sustainment control sub-circuit under the control of the first node; and
the second sustainment control sub-circuit is connected to the first node, the first level terminal, the second level terminal, and the first sustainment control sub-circuit, and configured to output the first level voltage of the first level terminal or the second level voltage of the second level terminal to the first node under the control of the first sustainment control sub-circuit.

3. The shift register according to claim 2 , wherein:
the first sustainment control sub-circuit comprises a first transistor and a second transistor, wherein an aspect ratio of the second transistor is larger than an aspect ratio of the first transistor;
the first transistor has a gate and a first electrode both connected to the first level terminal, and a second electrode connected to the second sustainment control sub-circuit; and
the second transistor has a gate connected to the first node, a first electrode connected to the second sustainment control sub-circuit, and a second electrode connected to the second level terminal.

4. The shift register according to claim 3 , wherein:
the second sustainment control sub-circuit comprises a third transistor and a fourth transistor, and wherein an aspect ratio of the fourth transistor is larger than an aspect ratio of the third transistor;
the third transistor has a gate and a first electrode both connected to the first level terminal, and a second electrode connected to the first node; and
the fourth transistor has a gate connected to the first sustainment control sub-circuit, a first electrode connected to the first node, and a second electrode connected to the second level terminal.

5. The shift register according to claim 2 , wherein:
the second sustainment control sub-circuit comprises a third transistor and a fourth transistor, and wherein an aspect ratio of the fourth transistor is larger than an aspect ratio of the third transistor;
the third transistor has a gate and a first electrode both connected to the first level terminal, and a second electrode connected to the first node; and
the fourth transistor has a gate connected to the first sustainment control sub-circuit, a first electrode connected to the first node, and a second electrode connected to the second level terminal.

6. The shift register according to claim 1 , further comprising:
a second node sustaining circuit connected to a second node, the first level terminal and the second-level terminal, the second node sustaining circuit being configured to sustain the potential of the second node under the control of the first level voltage of the first level terminal and the second level voltage of the second level terminal, wherein the second node is another of the pull-up node or the pull-down node different from the first node.

7. The shift register according to claim 1 , wherein:
the second node sustaining circuit comprises a third sustainment control sub-circuit and a fourth sustainment control sub-circuit;
the third sustainment control sub-circuit is connected to the second node, the first level terminal, the second level terminal, and the fourth sustainment control sub-circuit, and configured to output the first level voltage of the first level terminal or the second level voltage of the second level terminal to the fourth sustainment control sub-circuit under the control of the second node; and
the fourth sustainment control sub-circuit is connected to the second node, the first level terminal, the second level terminal, and the third sustainment control sub-circuit, and configured to output the first level voltage of the first level terminal or the second level voltage of the second level terminal to the second node under the control of the third sustainment control sub-circuit.

8. The shift register according to claim 7 , wherein:
the third sustainment control sub-circuit comprises an eleventh transistor and a twelfth transistor, and wherein an aspect ratio of the twelfth transistor is larger than an aspect ratio of the eleventh transistor;
the eleventh transistor has a gate and a first electrode both connected to the first level terminal, and a second electrode connected to the fourth sustainment control sub-circuit; and
the twelfth transistor has a gate connected to the second node, a first electrode connected to the fourth sustainment control sub-circuit, and a second electrode connected to the second level terminal.

9. The shift register according to claim 8 , wherein:
the fourth sustainment control sub-circuit comprises a thirteenth transistor and a fourteenth transistor, and wherein an aspect ratio of the fourteenth transistor

Assignees

• Hefei Boe Optoelectronics Tech
• Boe Technology Group Co Ltd

Inventors

• Gu Honggang
• Chen Junsheng
• Gong Kui

Classifications

• G09G3/20

  for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title

• G09G2310/0286

  Details of a shift registers arranged for use in a driving circuit · CPC title

• G11C11/4074

  Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits · CPC title

• G09G2310/0267

  Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays · CPC title

• G11C7/222

  Clock generating, synchronizing or distributing circuits within memory device · CPC title