Display system

US10997901B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10997901-B2
Application numberUS-201514630906-A
CountryUS
Kind codeB2
Filing dateFeb 25, 2015
Priority dateFeb 28, 2014
Publication dateMay 4, 2021
Grant dateMay 4, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of recovering a display having a plurality of pixels, each having a light emitting device and a driving transistor for driving the light emitting device. The driving transistor and the light emitting device are coupled in series between a first power supply and a second power supply. The method illuminates the semiconductor device while negatively biasing the pixel circuit with a recovery voltage different from an image programming voltage. The illuminating may follow a first cycle implementing an image display operation that includes programming the pixel circuit for a valid image and driving the pixel circuit to emit light according to the programming.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of recovering a display having a plurality of pixels, each having a light emitting device and a driving transistor for driving the light emitting device, the driving transistor and the light emitting device being coupled in series between a first power supply and a second power supply, the method comprising: illuminating the driving transistor of each pixel of the plurality of pixels while independently negatively biasing the driving transistor of each pixel using a respective recovery voltage different from an image programming voltage, a respective magnitude of negative biasing provided by said respective recovery voltage for each pixel being based specifically on a respective signal representing a performance of said pixel, said respective recovery voltage to reduce non-uniformity of the plurality of pixels including both initial non-uniformities and non-uniformities caused by aging, said illuminating the driving transistor while negatively biasing the driving transistor with the respective recovery voltage producing a negative induced VT voltage shift in the driving transistor; and following said negative induced VT shift in the driving transistor, driving the driving transistor based on said respective signal representing a performance of said pixel to induce a positive VT shift determined to minimize gaps in performances of different pixel circuits. 2. The method of claim 1 in which the illumination is with light in the blue or ultraviolet range. 3. The method of claim 1 in which the negative induced VT shift and the positive induced VT shift are repeated multiple times. 4. The method of claim 1 in which the illumination is generated by said light emitting device of each pixel. 5. The method of claim 1 in which the respective signal representing the performance of the pixel represents a current level for a given voltage or a voltage level for a given current. 6. The method of claim 5 in which non-uniformities associated with the plurality of pixels including both initial non-uniformities and non-uniformities caused by aging are reduced by using different respective recovery voltages to bias the driving transistor of each pixel. 7. The method of claim 1 in which the illumination and the recovery voltage are substantially constant. 8. The method of claim 1 in which the illumination and the recovery voltage are pulses. 9. A method for a display including a plurality of pixel circuits, each having a light emitting device and a driving transistor for driving the light emitting device, the method comprising: during a first cycle, implementing an image display operation including programming each pixel circuit for a valid image and driving the pixel circuit to emit light according to the programming; during a second cycle, implementing a recovery operation for recovering a portion of the display, the recovery operation including illuminating the driving transistor of each pixel circuit while independently negatively biasing the driving transistor of each pixel using a respective recovery voltage different from an image programming voltage for a valid image, a respective magnitude of negative biasing provided by said respective recovery voltage for each pixel being based specifically on a respective signal representing a performance of said pixel, said respective recovery voltage to reduce non-uniformity of the plurality of pixels including both initial non-uniformities and non-uniformities caused by aging, said illuminating the driving transistor while negatively biasing the driving transistor with the respective recovery voltage producing a negative induced VT voltage shift in the driving transistor; and following said negative induced VT shift in the driving transistor, driving the driving transistor based on said respective signal representing a performance of said pixel to induce a positive VT shift determined to minimize gaps in performances of different pixel circuits. 10. The method of claim 9 in which the illumination is with light in the blue or ultraviolet range. 11. The method of claim 9 in which the negative induced VT shift and the positive induced VT shift are repeated multiple times. 12. The method of claim 9 in which the illumination is generated by said light emitting device of the pixel circuit. 13. The method of claim 9 in which the respective signal representing the performance of the pixel represents a current level for a given voltage or a voltage level for a given current. 14. The method of claim 13 in which non-uniformities associated with the plurality of pixels including both initial non-uniformities and non-uniformities caused by aging are reduced by using different respective recovery voltages to bias the driving transistor of each pixel circuit. 15. The method of claim 9 in which the illumination and the recovery voltage are substantially constant. 16. The method of claim 9 in which the illumination and the recovery voltage are pulses.

Assignees

Inventors

Classifications

  • G09G3/3233Primary

    with pixel circuitry controlling the current through the light-emitting element · CPC title

  • Precharge or discharge of pixel before applying new pixel voltage · CPC title

  • with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes · CPC title

  • in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements · CPC title

  • using evaluation of the usage time · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10997901B2 cover?
A method of recovering a display having a plurality of pixels, each having a light emitting device and a driving transistor for driving the light emitting device. The driving transistor and the light emitting device are coupled in series between a first power supply and a second power supply. The method illuminates the semiconductor device while negatively biasing the pixel circuit with a recov…
Who is the assignee on this patent?
Ignis Innovation Inc
What technology area does this patent fall under?
Primary CPC classification G09G3/3233. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 04 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).