Display device

US10978447B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10978447-B2
Application numberUS-201916263344-A
CountryUS
Kind codeB2
Filing dateJan 31, 2019
Priority dateJan 31, 2018
Publication dateApr 13, 2021
Grant dateApr 13, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device includes a substrate that includes a display area and a peripheral area outside the display area, a display element on the display area, a peripheral circuit on the peripheral area, the peripheral circuit including a thin film transistor, a first shielding layer on the peripheral circuit. and a second shielding layer on the first shielding layer. At least one of the first shielding layer and the second shielding layer includes a hole. One shielding layer of the first shielding layer and the second shielding layer includes the hole and overlaps the other one of the first shielding layer and the second shielding layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device, comprising: a substrate including a display area and a peripheral area outside the display area; a display element in the display area; a peripheral circuit in the peripheral area, the peripheral circuit including a thin film transistor; a first shielding layer on the peripheral circuit, the first shielding layer being electrically conductive; and a second shielding layer on and overlapping the first shielding layer, the second shielding layer being electrically conductive, wherein at least one of the first shielding layer or the second shielding layer includes a hole. 2. A display device, comprising: a substrate including a display area and a peripheral area outside the display area; a display element in the display area; a peripheral circuit in the peripheral area, the peripheral circuit including a thin film transistor; a first shielding layer on the peripheral circuit; and a second shielding layer on and overlapping the first shielding layer, wherein the first shielding layer includes a first hole, the second shielding layer includes a second hole, and a center of the first hole and a center of the second hole are spaced apart from each other. 3. The display device as claimed in claim 2 , wherein: the first hole and the second hole do not overlap each other, the first hole overlaps a portion of the second shielding layer, and the second hole overlaps a portion of the first shielding layer. 4. The display device as claimed in claim 1 , further comprising an organic insulating layer located under at least one of the first shielding layer or the second shielding layer. 5. The display device as claimed in claim 1 , further comprising an input sensor that includes sensing electrodes and signal lines, wherein: the sensing electrodes are located in the display area, and the signal lines are located in the peripheral area and electrically connected to the sensing electrodes. 6. A display device, comprising: a substrate including a display area and a peripheral area outside the display area; a display element in the display area; a peripheral circuit in the peripheral area, the peripheral circuit including a thin film transistor; an input sensor that includes sensing electrodes and signal lines, the sensing electrodes being located in the display area, and the signal lines being located in the peripheral area and electrically connected to the sensing electrodes; a first shielding layer on the peripheral circuit; and a second shielding layer on and overlapping the first shielding layer, wherein at least one of the first shielding layer or the second shielding layer includes a hole, and at least one of the signal lines overlaps the peripheral circuit. 7. The display device as claimed in claim 6 , wherein the first shielding layer and the second shielding layer are interposed between the at least one of the signal lines and the peripheral circuit. 8. The display device as claimed in claim 5 , wherein at least one of the signal lines includes a first signal line portion and a second signal line portion that are electrically connected to each other via a contact hole. 9. The display device as claimed in claim 8 , wherein: an insulating layer including at least one of an organic insulating material or an inorganic insulating material is interposed between the first signal line portion and the second signal line portion, and the contact hole is defined in the insulating layer. 10. The display device as claimed in claim 5 , wherein the display element includes a pixel electrode, an emission layer, and an opposite electrode that are sequentially stacked, wherein an end of the opposite electrode extends towards the peripheral area. 11. A display device, comprising: a substrate including a display area and a peripheral area outside the display area; a display element in the display area, the display element including a pixel electrode, an emission layer, and an opposite electrode that are sequentially stacked, wherein an end of the opposite electrode extends towards the peripheral area; a peripheral circuit in the peripheral area, the peripheral circuit including a thin film transistor; an input sensor that includes sensing electrodes and signal lines, the sensing electrodes being located in the display area, and the signal lines being located in the peripheral area and electrically connected to the sensing electrodes; a first shielding layer on the peripheral circuit; and a second shielding layer on and overlapping the first shielding layer, wherein at least one of the first shielding layer or the second shielding layer includes a hole, and at least one of the signal lines is located in an area between the end of the opposite electrode and an outer edge of the substrate. 12. The display device as claimed in claim 10 , wherein the first shielding layer and the second shielding layer have a same voltage level. 13. The display device as claimed in claim 1 , wherein when projected in a direction perpendicular to a main surface of the substrate, the peripheral circuit is entirely covered by the first and second shielding layers. 14. The display device as claimed in claim 2 , wherein both the first shielding layer and the second shielding layer are electrically conductive. 15. The display device as claimed in claim 6 , wherein both the first shielding layer and the second shielding layer are electrically conductive. 16. The display device as claimed in claim 11 , wherein both the first shielding layer and the second shielding layer are electrically conductive.

Assignees

Inventors

Classifications

  • Encapsulations · CPC title

  • Peripheral sealing arrangements, e.g. adhesives, sealants · CPC title

  • H10K59/87Primary

    Passivation; Containers; Encapsulations · CPC title

  • characterised by the configuration of the interconnections connecting the protective arrangements, e.g. ESD buses · CPC title

  • G06F3/0412Primary

    Digitisers structurally integrated in a display · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10978447B2 cover?
A display device includes a substrate that includes a display area and a peripheral area outside the display area, a display element on the display area, a peripheral circuit on the peripheral area, the peripheral circuit including a thin film transistor, a first shielding layer on the peripheral circuit. and a second shielding layer on the first shielding layer. At least one of the first shiel…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/87. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 13 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).