Dynamic cache balancing
US-9984004-B1 · May 29, 2018 · US
Cache partitioning in a multicore processor
US10956331B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10956331-B2 |
| Application number | US-201916448239-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 21, 2019 |
| Priority date | Aug 29, 2013 |
| Publication date | Mar 23, 2021 |
| Grant date | Mar 23, 2021 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Techniques described herein generally include methods and systems related to cache partitioning in a chip multiprocessor. Cache-partitioning for a single thread or application between multiple data sources improves energy or latency efficiency of a chip multiprocessor by exploiting variations in energy cost and latency cost of the multiple data sources. Partition sizes for each data source may be selected using an optimization algorithm that minimizes or otherwise reduces latencies or energy consumption associated with cache misses.
First claim
Opening claim text (preview).
I claim: 1. A method to partition a cache of a processor core of a multi-core processor, the method comprising: determining, for each data source of a plurality of data sources, at least one of a latency cost or an energy cost to employ the data source to satisfy a cache miss experienced by the processor core of the multi-core processor; and partitioning the cache of the processor core into a plurality of cache partitions based on the at least one of the latency cost or the ener…
Assignees
Inventors
Classifications
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US10956331B2 cover?
- Techniques described herein generally include methods and systems related to cache partitioning in a chip multiprocessor. Cache-partitioning for a single thread or application between multiple data sources improves energy or latency efficiency of a chip multiprocessor by exploiting variations in energy cost and latency cost of the multiple data sources. Partition sizes for each data source may …
- Who is the assignee on this patent?
- Empire Technology Dev Llc
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0842. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 23 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).