Multilayer ceramic capacitor having ultra-broadband performance

US10943735B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10943735-B2
Application numberUS-201916292770-A
CountryUS
Kind codeB2
Filing dateMar 5, 2019
Priority dateMar 6, 2018
Publication dateMar 9, 2021
Grant dateMar 9, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A multilayer ceramic capacitor is disclosed including a first external terminal disposed along a first end of the capacitor, a second external terminal disposed along a second end of the capacitor opposite the first end, an active electrode region containing alternating dielectric layers and active electrode layers, and a shield electrode region including at least two shield electrodes that are spaced apart by a shield layer gap in the longitudinal direction. The distance from the active electrode region to the shield electrode region may range from about 4% to about 20% of a thickness of the capacitor between a top surface and a bottom surface opposing the top surface. The shield layer gap may range from about 3% to about 60% of an external terminal gap between the first external terminal and second external terminal in the longitudinal direction on at least one of the top or bottom surfaces.

First claim

Opening claim text (preview).

What is claimed is: 1. A multilayer ceramic capacitor comprising: a first external terminal disposed along a first end of the capacitor; a second external terminal disposed along a second end of the capacitor that is opposite the first end in a longitudinal direction; an active electrode region containing alternating dielectric layers and active electrode layers; and a shield electrode region containing at least two shield electrodes that are spaced apart by a shield layer gap in the longitudinal direction; wherein: a distance from the active electrode region to thy: shield electrode region is from about 4% to about 20% of a thickness of the capacitor between a top surface and a bottom surface opposing the top surface; and a shield layer gap ranges from about 3% to about 60% of an external terminal gap between the first external terminal and second external terminal in the longitudinal direction on at least one of the top surface or the bottom surface. 2. The multilayer ceramic capacitor of claim 1 , wherein the at least two shield electrodes comprise a first shield electrode connected with the first external terminal and a second shield electrode connected with the second external terminal and approximately aligned with the first shield electrode in a Z-direction that is perpendicular with the longitudinal direction, each of the first and second shield electrodes having respective unconnected ends that are spaced apart by the shield layer gap in the longitudinal direction. 3. The multilayer ceramic capacitor of claim 1 , wherein a distance from the active electrode region to the top surface ranges from about 4% to about 20% of the thickness of the capacitor. 4. The multilayer ceramic capacitor of claim 1 , wherein a distance from the active electrode region to the top surface is from about 1.5 mils to 3.2 mils. 5. The multilayer ceramic capacitor of claim 1 , wherein the distance from the active electrode region to the shield electrode region ranges from about 1.5 mils to 3.2 mils. 6. The multilayer ceramic capacitor of claim 1 , wherein the capacitor exhibits an insertion loss of from 0.25 dB to 0.55 dB when measured across a frequency range of from 33 GHz to 40 GHz. 7. The multilayer ceramic capacitor of claim 1 , wherein the capacitor exhibits an insertion loss of from 0.20 dB to 0.35 dB when measured across a frequency range of from 23 GHz to 30 GHz. 8. The multilayer ceramic capacitor of claim 1 , wherein the capacitor exhibits an insertion loss of from 0.15 dB to 0.40 dB when measured across a frequency range of from 13 GHz to 20 GHz. 9. The multilayer ceramic capacitor of claim 1 , wherein the capacitor exhibits an insertion loss of from 0.1 dB to 0.25 dB when measured across a frequency range of from 4 GHz to 10 GHz. 10. The multilayer ceramic capacitor of claim 1 , wherein the active electrode layers comprise a first electrode electrically connected with the first external terminal, the first electrode having a first electrode arm comprising a main portion and a step portion, the main portion having a lateral edge extending from the first end of the multilayer capacitor, the step portion having a lateral edge offset from the lateral edge of the main portion; and a second electrode electrically connected with the second external terminal. 11. The multilayer ceramic capacitor of claim 10 , wherein the first electrode arm and the second electrode are spaced apart to form a main gap distance between the main portion of the first electrode arm and the second electrode and a step gap distance between the step portion of the first electrode arm and the second electrode. 12. The multilayer ceramic capacitor of claim 11 , wherein the main gap distance is from 5% to 60% the length of the capacitor from the first external terminal to the second external terminal. 13. The multilayer ceramic capacitor of claim 11 , wherein the main gap distance is 50% or more the length of the main portion of the first electrode arm. 14. The multilayer ceramic capacitor of claim 11 , wherein the step gap distance is from 1% to 30% the length of the capacitor from the first external terminal to the second external terminal. 15. The multilayer ceramic capacitor of claim 11 , wherein the step gap distance is from 5% to 50% the length of the step portion of the first electrode arm. 16. The multilayer ceramic capacitor of claim 11 , wherein the step gap distance is from 5% to 70% of the main gap distance. 17. The multilayer ceramic capacitor of claim 10 , wherein the step portion of the first electrode arm is inwardly offset from the lateral edge of the main portion towards a lateral centerline of the at least one of the electrode layers. 18. The multi layer ceramic capacitor of claim 10 , wherein the step portion of the first electrode arm is outwardly offset from the lateral edge of the main portion away from a lateral centerline of the at least one of the electrode layers. 19. The multilayer ceramic capacitor of claim 10 , wherein each lateral edge of the step portion is offset from each lateral edge of the main portion. 20. The multilayer ceramic capacitor of claim 10 , wherein the second electrode includes a second electrode arm comprising a main portion and a step portion, the main portion having a lateral edge extending from the second end of the multilayer capacitor, the step portion having a lateral edge offset from the lateral edge of the main portion. 21. The multilayer ceramic capacitor of claim 20 , wherein the first electrode arm and the second electrode arm are spaced apart such that a main gap distance is formed between the main portion of the first electrode arm and the main portion of the second electrode arm and a step gap distance is formed between the step portion of the first electrode arm and the step portion of the second electrode arm. 22. The multilayer ceramic capacitor of claim 10 , wherein: the first electrode comprises a base portion electrically connected with the first external terminal and wherein the first electrode arm extends from the base portion. 23. The multilayer ceramic capacitor of claim 10 , wherein: the second electrode comprises a base portion electrically connected with the second external terminal and wherein the second electrode includes a second electrode arm that extends from the base portion. 24. The multilayer ceramic capacitor of claim 10 , wherein: the first electrode comprises a base portion electrically connected with the first external terminal and wherein the first electrode arm extends from the base portion; and the second electrode comprises a base portion electrically connected with the second external terminal and wherein the second electrode includes a second electrode arm that extends from the base portion. 25. The multilayer ceramic capacitor of claim 10 , wherein: the first electrode comprises a base portion electrically connected with the first external terminal; the second electrode comprises a base portion electrically connected with the second external termination; the first electrode comprises a central portion extending away from the first end such that a central end gap distance is formed between the central portion of the first electrode and the base portion of the second electrode and a central edge gap distance is formed between the central portion of the first electrode and the second electrode; wherein the central end gap distance is approximately equ

Assignees

Inventors

Classifications

  • H01G4/30Primary

    Stacked capacitors (H01G4/33 takes precedence) · CPC title

  • Terminals · CPC title

  • Ceramic dielectrics {(H01G4/085 takes precedence)} · CPC title

  • Electrodes · CPC title

  • Electrostatic or magnetic shielding · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10943735B2 cover?
A multilayer ceramic capacitor is disclosed including a first external terminal disposed along a first end of the capacitor, a second external terminal disposed along a second end of the capacitor opposite the first end, an active electrode region containing alternating dielectric layers and active electrode layers, and a shield electrode region including at least two shield electrodes that are…
Who is the assignee on this patent?
Avx Corp
What technology area does this patent fall under?
Primary CPC classification H01G4/30. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 09 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).