Technologies for secure hardware and software attestation for trusted I/O

US10943012B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10943012-B2
Application numberUS-201916260850-A
CountryUS
Kind codeB2
Filing dateJan 29, 2019
Priority dateJul 20, 2015
Publication dateMar 9, 2021
Grant dateMar 9, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Technologies for trusted I/O attestation and verification include a computing device with a cryptographic engine and one or more I/O controllers. The computing device collects hardware attestation information associated with statically attached hardware I/O components that are associated with a trusted I/O usage protected by the cryptographic engine. The computing device verifies the hardware attestation information and securely enumerates one or more dynamically attached hardware components in response to verification. The computing device collects software attestation information for trusted software components loaded during secure enumeration. The computing device verifies the software attestation information. The computing device may collect firmware attestation information for firmware loaded in the I/O controllers and verify the firmware attestation information. The computing device may collect application attestation information for a trusted application that uses the trusted I/O usage and verify the application attestation information. Other embodiments are described and claimed.

First claim

Opening claim text (preview).

The invention claimed is: 1. An apparatus comprising: a hardware processor; a platform description module which, when executed by the hardware processor, causes the hardware processor to (i) read a platform description indicative of hardware components of a target computing device, and (ii) generate a platform manifest based on the platform description, wherein the platform manifest is indicative of one or more hardware components of the target computing device that are capable of trusted I/O; and a binding module which, when, executed by the hardware processor, causes the hardware processor to: bind the platform manifest to the target computing device; burn a platform model identifier into an in-field programmable fuse of the target computing device; include the platform model identifier in the platform manifest; and cryptographically sign the platform manifest in response to inclusion of the platform model identifier in the platform manifest. 2. The apparatus of claim 1 , wherein the platform description module is to read a platform firmware description table. 3. The apparatus of claim 2 , wherein the platform firmware description table comprises an Advanced Configuration and Power Interface (ACPI) table. 4. The apparatus of claim 1 , wherein the platform description module is to generate a platform manifest indicative of one or more statically attached I/O controllers of the target computing device that are capable of trusted I/O. 5. The apparatus of claim 1 , wherein the binding module is to sign the platform manifest with a private signing key of a manufacturer of the target computing device. 6. The apparatus of claim 1 , wherein the binding module is to install the platform manifest on the target computing device. 7. The apparatus of claim 1 , wherein the apparatus comprises the target computing device. 8. A method comprising: reading, by a computing device, a platform description indicative of one or more hardware components of a target computing device; generating, by the computing device, a platform manifest based on the platform description, wherein the platform manifest is indicative of the one or more hardware components of the target computing device that are capable of trusted I/O; and binding, by the computing device, the platform manifest to the target computing device, wherein binding the platform manifest to the target computing device comprises: burning a platform model identifier into an in-field programmable fuse of the target computing device; including the platform model identifier in the platform manifest; and cryptographically signing the platform manifest in response to including the platform model identifier in the platform manifest. 9. The method of claim 8 , wherein reading the platform description comprises reading a platform firmware description table. 10. The method of claim 9 , wherein the platform firmware description table comprises an Advanced Configuration and Power Interface (ACPI) table. 11. The method of claim 8 , wherein generating the platform manifest comprises generating a platform manifest indicative of one or more statically attached I/O controllers of the target computing device that are capable of trusted I/O. 12. The method of claim 8 , wherein the computing device comprises the target computing device. 13. One or more non-transitory, machine readable storage media comprising a plurality of instructions that in response to being executed cause a computing device to: read a platform description indicative of one or more hardware components of a target computing device; generate a platform manifest based on the platform description, wherein the platform manifest is indicative of the one or more hardware components of the target computing device that are capable of trusted I/O; and bind the platform manifest to the target computing device; burn a platform model identifier into an in-field programmable fuse of the target computing device; include the platform model identifier in the platform manifest; and cryptographically sign the platform manifest in response to inclusion of the platform model identifier in the platform manifest. 14. The one or more non-transitory, machine readable storage media of claim 13 , further comprising instructions which, when executed, configure the processor computing device to read a platform firmware description table. 15. The one or more non-transitory, machine readable storage media of claim 14 , wherein the platform firmware description table comprises an Advanced Configuration and Power Interface (ACPI) table. 16. The one or more non-transitory, machine readable storage media of claim 13 , further comprising instructions which, when executed, configure the computing device to generate the platform manifest comprises to generate a platform manifest indicative of one or more statically attached I/O controllers of the target computing device that are capable of trusted I/O. 17. The one or more non-transitory, machine readable storage media of claim 13 , wherein the computing device comprises the target computing device.

Assignees

Inventors

Classifications

  • G06F21/602Primary

    Providing cryptographic facilities or services · CPC title

  • G06F21/57Primary

    Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities · CPC title

  • using burst mode transfer, e.g. direct memory access {DMA}, cycle steal (G06F13/32 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10943012B2 cover?
Technologies for trusted I/O attestation and verification include a computing device with a cryptographic engine and one or more I/O controllers. The computing device collects hardware attestation information associated with statically attached hardware I/O components that are associated with a trusted I/O usage protected by the cryptographic engine. The computing device verifies the hardware a…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06F21/602. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 09 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).