Detection of errors in a ternary content addressable memory
US-10243590-B1 · Mar 26, 2019 · US
US10917120B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10917120-B2 |
| Application number | US-201816233645-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 27, 2018 |
| Priority date | Sep 7, 2018 |
| Publication date | Feb 9, 2021 |
| Grant date | Feb 9, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure relates to a low-complexity syndrome based decoding apparatus and method and a low-complexity syndrome based decoding apparatus includes: a hard decision unit which performs hard decision on a current input value to output a hard decision vector; a syndrome calculator which performs a syndrome operation on the hard decision vector and determines an error type of the hard decision vector based on the syndrome operation result; and a decoder which selects a predetermined decoding algorithm in accordance with the error type to perform the decoding, and the error type includes at least one of no error, a single error, and a double error.
Opening claim text (preview).
What is claimed is: 1. A low-complexity syndrome based decoding apparatus, comprising: a hard decision unit which performs hard decision on a current input value to output a hard decision vector; a syndrome calculator which performs a syndrome operation on the hard decision vector and determines an error type of the hard decision vector based on the syndrome operation result; and a decoder which selects a predetermined decoding algorithm in accordance with the error type to perform the decoding, wherein the error type includes at least one of no error, a single error, and a double error, wherein the decoder performs a decoding procedure by applying different decoding algorithms when the error type is no error, the single error or the double error, and wherein the decoder includes: a first decoder which performs a decoding procedure by applying a soft input soft output (SISO) decoding algorithm when the error type is no error; a second decoder which performs a decoding procedure by applying a hard input soft output (HISO) decoding algorithm or a modified SISO decoding algorithm depending on whether there is a double error in previous half iterative decoding when the error type is the single error; and a third decoder which performs a decoding procedure by applying a modified SISO decoding algorithm when the error type is the double error. 2. The low-complexity syndrome based decoding apparatus according to claim 1 , wherein the current input value is a received signal value which means received signal information which passes through a channel. 3. The low-complexity syndrome based decoding apparatus according to claim 1 , wherein the syndrome calculator calculates a syndrome vector by multiplying the hard decision vector and a predetermined parity check matrix and determines at least one error type among the no error, the single error, and the double error for the hard decision vector, based on the syndrome vector. 4. The low-complexity syndrome based decoding apparatus according to claim 1 , wherein the first decoder selects the hard decision vector as a codeword and calculates extrinsic information based on the hard decision vector. 5. The low-complexity syndrome based decoding apparatus according to claim 1 , wherein the second decoder includes: a double error check module which determines whether there is the double error in previous half iterative decoding; and a decoding module which performs the HISO decoding algorithm or the modified SISO decoding algorithm depending on whether there is the double error as a determination result of the double error check module. 6. The low-complexity syndrome based decoding apparatus according to claim 5 , wherein the decoding module includes: a first decoding module which corrects the single error through the HISO decoding algorithm before performing next iterative decoding when there is no double error; and a second decoding module which finds a position of a predetermined number of least reliable bits (LRBs) when there is the double error, uses the HISO decoding algorithm when the position of the LRB and the position of a single bit corrected by the HISO decoding are compared and the positions are the same, and uses the modified SISO decoding algorithm when the two positions are not the same. 7. The low-complexity syndrome based decoding apparatus according to claim 1 , wherein the modified SISO decoding algorithm generates 2 p candidate codewords by the positions of P (p is a natural number) of least reliable bits (LRBs) and eliminates duplicated or unnecessary codewords among the candidate codewords, and then determines a maximum likelihood codeword by calculating the least Euclidean distance. 8. A low-complexity syndrome based decoding method by a decoding apparatus, the method comprising: performing hard decision on a current input value to output a hard decision vector; performing a syndrome operation on the hard decision vector and determining an error type of the hard decision vector based on the syndrome operation result; and performing the decoding by selecting a predetermined decoding algorithm in accordance with the error type, wherein the error type includes at least one of no error, a single error, and a double error, and wherein in the performing of the decoding: when the error type is no error, a soft input soft output (SISO) decoding algorithm is applied to perform the decoding; when the error type is the single error, a hard input soft output (HISO) decoding algorithm or a modified SISO decoding algorithm is applied to perform the decoding, depending on whether there is a double error in previous half iterative decoding; and when the error type is the double error, a modified SISO decoding algorithm is applied to perform the decoding. 9. The low-complexity syndrome based decoding method according to claim 8 , wherein the determining of an error type includes: calculating a syndrome vector by multiplying the hard decision vector and a predetermined parity check matrix; and determining at least one error type among the no error, the single error, and the double error for the hard decision vector, based on the syndrome vector. 10. The low-complexity syndrome based decoding method according to claim 8 , wherein in the performing of the decoding, when the error type is no error, an SISO decoding algorithm is applied to perform the decoding procedure. 11. The low-complexity syndrome based decoding method according to claim 8 , wherein the performing of the decoding, includes: when the error type is a single error, determining whether there is the double error in previous half iterative decoding; correcting the single error through the HISO decoding algorithm before performing next iterative decoding when there is no double error; and finding a position of a predetermined number of least reliable bits (LRBs) when there is the double error, using the HISO decoding algorithm when the position of the LRB and the position of the single bit corrected by the HISO decoding are compared and the positions are the same, and using the modified SISO decoding algorithm when the two positions are not the same. 12. The low-complexity syndrome based decoding method according to claim 8 , wherein in the performing of the decoding: when the error type is the double error, the modified SISO decoding algorithm is applied to perform the decoding procedure.
Adaptation to the number of estimated errors or to the channel state · CPC title
by updating bit probabilities or hard decisions in an iterative fashion for convergence to a final decoding result · CPC title
Turbo-block codes, i.e. turbo codes based on block codes, e.g. turbo decoding of product codes · CPC title
Reduction of hardware complexity or efficient processing · CPC title
Single error correction without using particular properties of the cyclic codes, e.g. Hamming codes, extended or generalised Hamming codes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.