Apparatus and methods for error detection coding

US10917112B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10917112-B2
Application numberUS-201916511180-A
CountryUS
Kind codeB2
Filing dateJul 15, 2019
Priority dateJun 17, 2016
Publication dateFeb 9, 2021
Grant dateFeb 9, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A first error-detecting code (EDC) is computed based on a first segment of a block of information that is to be encoded, and a second EDC is computed based on at least a second segment of the block of information. The first EDC is masked with a first masking segment and the second EDC with a second masking segment to generate a first masked EDC and a second masked EDC. The first masking segment and the second masking segment are associated with a target receiver of the block of information. A codeword is generated based on a code and an input vector that includes the first segment, the first masked EDC, the second segment, and the second masked EDC. This type of coding could be useful to support early termination of blind detection at a decoder, for example.

First claim

Opening claim text (preview).

The invention claimed is: 1. An apparatus comprising: an encoder to compute respective error-detecting codes (EDCs) based on respective segments of a block of information that is to be encoded, to distribute the respective EDCs in different locations of the block of information, to mask the respective EDCs with respective masking segments associated with a target receiver of the block of information, and to generate a codeword based on a code and an input vector that includes the block of information with the respective EDCs distributed in different locations of the block of information and masked with the respective masking segments; a transmitter, coupled to the encoder, to transmit the codeword to the target receiver. 2. The apparatus of claim 1 , wherein the code is a polar code. 3. The apparatus of claim 1 , wherein the respective EDCs are cyclic redundancy check (CRC) codes, checksum codes, or Fletcher codes. 4. The apparatus of claim 1 , wherein the respective EDCs comprise a first EDC based on a first segment of the block of information and a second EDC based on the first segment, the first EDC, and a second segment of the block of information. 5. The apparatus of claim 1 , wherein the respective segments comprise segments of different lengths. 6. The apparatus of claim 1 , wherein the respective EDCs comprise EDCs of different lengths. 7. The apparatus of claim 1 , wherein the respective masking segments are based on an identifier associated with the target receiver. 8. The apparatus of claim 7 , wherein the identifier is a Radio Network Temporary Identifier (RNTI). 9. The apparatus of claim 7 , wherein the respective masking segments comprise respective parts of the identifier. 10. User equipment comprising the apparatus of claim 1 . 11. Communication network equipment comprising the apparatus of claim 1 . 12. A method comprising: computing respective error-detecting codes (EDCs) based on respective segments of a block of information that is to be encoded and distributing the respective EDCs in different locations of the block of information; masking the respective EDCs with respective masking segments associated with a target receiver of the block of information; generating a codeword based on a code and an input vector that includes the block of information with the respective EDCs distributed in different locations of the block of information and masked with the respective masking segments; and transmitting the codeword to the target receiver. 13. The method of claim 12 , wherein the code is a polar code. 14. The method of claim 12 , wherein the respective EDCs are cyclic redundancy check (CRC) codes, checksum codes, or Fletcher codes. 15. The method of claim 12 , wherein the respective EDCs comprise a first EDC based on a first segment of the block of information and a second EDC based on the first segment, the first EDC, and a second segment of the block of information. 16. The method of claim 12 , wherein the respective segments comprise segments of different lengths. 17. The method of claim 12 , wherein the respective EDCs comprise EDCs of different lengths. 18. The method of claim 12 , wherein the respective masking segments are based on an identifier associated with the target receiver. 19. The method of claim 18 , wherein the identifier is a Radio Network Temporary Identifier (RNTI). 20. The method of claim 18 , wherein the respective masking segments comprise respective parts of the identifier. 21. A non-transitory processor-readable medium storing instructions which, when executed by one or more processors, cause the one or more processors to perform a method comprising: computing respective error-detecting codes (EDCs) based on respective segments of a block of information that is to be encoded and distributing the respective EDCs in different locations of the block of information; masking the respective EDCs with respective masking segments associated with a target receiver of the block of information; generating a codeword based on a code and an input vector that includes the block of information with the respective EDCs distributed in different locations of the block of information and masked with the respective masking segments; and transmitting the codeword to the target receiver.

Assignees

Inventors

Classifications

  • H03M13/09Primary

    Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit · CPC title

  • Linear codes · CPC title

  • Arrangements at the transmitter end · CPC title

  • specially adapted for power saving · CPC title

  • Block codes (H04L1/0061, H04L1/0064 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10917112B2 cover?
A first error-detecting code (EDC) is computed based on a first segment of a block of information that is to be encoded, and a second EDC is computed based on at least a second segment of the block of information. The first EDC is masked with a first masking segment and the second EDC with a second masking segment to generate a first masked EDC and a second masked EDC. The first masking segment…
Who is the assignee on this patent?
Ge Yiqun, Zhang Ran, Cheng Nan, and 2 more
What technology area does this patent fall under?
Primary CPC classification H03M13/09. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 09 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).