Scan driver and display device using the same

US10916189B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10916189-B2
Application numberUS-201916544032-A
CountryUS
Kind codeB2
Filing dateAug 19, 2019
Priority dateJun 22, 2018
Publication dateFeb 9, 2021
Grant dateFeb 9, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A scan driver comprises a level shifter configured to output varied clock signals that have different frequencies for at least two consecutive periods; and a shift register operating based on the varied clock signals output from the level shifter and outputting scan signals.

First claim

Opening claim text (preview).

What is claimed is: 1. A scan driver comprising: a level shifter configured to output a plurality of varied clock signals that have different frequencies for at least two consecutive periods; and a shift register configured to operate based on the plurality of clock signals and outputting scan signals, wherein each clock signal is frequency modulated by fixing pulse width of each clock signal and varying lengths of the at least two consecutive periods. 2. The scan driver of claim 1 , wherein at least one of the plurality of clock signals has a pulse width different from a pulse width of at least one of other clock signals. 3. The scan driver of claim 1 , wherein the level shifter assigns at least two clock signals as one pair during a same period and varies a pulse width of the plurality of clock signals. 4. The scan driver of claim 3 , wherein, when the pulse width of one of the clock signals increases, the level shifter outputs the clock signals with varied pulse widths by decreasing the pulse width of the other clock signal. 5. The scan driver of claim 1 , wherein, when the length of one period of the at least two consecutive periods increases, the level shifter decreases the length of the other period. 6. The scan driver of claim 1 , wherein the shift register outputs scan signals dispersed in multiple frequency bands. 7. A display device comprising: a scan driver configured to output scan signals dispersed in multiple frequency bands; a data driver configured to output data signals; a timing controller configured to control the scan driver and the data driver; and a display panel configured to display an image based on the scan signals and the data signals, wherein the scan driver comprises: a level shifter configured to output a plurality of clock signals for at least two consecutive periods; and a shift register configured to operate based on the plurality of clock signals and output scan signals, wherein each clock signal is frequency modulated by fixing pulse width of each clock signal and varying lengths of the at least two consecutive periods. 8. The display device of claim 7 , further comprising a clock signal controller configured to generate a frequency modulation value based on at least one of image information displayed on the display panel and positional information of the display panel and to provide a clock signal control signal for causing frequency dispersion with respect to the scan signals based on the frequency modulation value to the level shifter. 9. The display device of claim 8 , wherein the clock signal controller controls frequency modulation ranges of scan signals applied to a center area of the display panel, an upper area of the display panel and a lower area of the display panel such that the frequency modulation ranges become different based on the at least one of image information displayed on the display panel and the positional information of the display panel. 10. The scan driver of claim 7 , wherein the level shifter assigns at least two clock signals as one pair during a same period and varies a pulse width of the plurality of clock signals. 11. The scan driver of claim 10 , wherein, when the pulse width of one of the clock signals increases, the level shifter outputs the clock signals with varied pulse widths by decreasing the pulse width of the other clock signal. 12. The display device of claim 7 , wherein the level shifter varies the periods of the clock signals in such a manner that, when the length of one period of the at least two consecutive periods increases, the length of the other period decreases. 13. The display device of claim 8 , wherein the clock signal controller generates the clock signal control signal with an on clock and an off clock respectively having a logic high and a logic low, and logic high durations of the on clock and the off clock are do overlap each other. 14. The display device of claim 11 , wherein the level shifter outputs varied clock signals that have different frequencies in response to edges of the on clock and the off clock. 15. The display device of claim 14 , wherein the clock signals become a logic high in response to a rising edge of the on clock and a logic low in response to a falling edge of the off clock, become a logic high in response to a falling edge of the on clock and a logic low in response to the falling edge of the off clock, become a logic high occurring in response to the falling edge of the on clock and a logic low in response to a rising edge of the off clock, or become a logic high in response to the rising edge of the on clock and a logic low in response to the rising edge of the off clock. 16. The display device of claim 13 , wherein durations of the logic high and the logic low constituting the on clock and the off clock are variable. 17. A display device comprising: a scan driver configured to output scan signals that have at least two different frequency bands; a data driver configured to output data signals; a timing controller configured to control the scan driver and the data driver; a display panel configured to display an image on the basis of the scan signals and the data signals; and a clock signal controller configured to generate a frequency modulation value based on at least one of image information displayed on the display panel and positional information of the display panel and to provide a clock signal control signal for causing frequency dispersion with respect to the scan signals based on the frequency modulation value to the scan driver, wherein the clock signal controller varies a length of a period of the scan signals.

Assignees

Inventors

Classifications

  • Handling electromagnetic interferences [EMI], covering emitted as well as received electromagnetic radiation · CPC title

  • Details of voltage level shifters arranged for use in a driving circuit · CPC title

  • Details of flat display driving waveforms · CPC title

  • suitable for active matrices only · CPC title

  • Details of a shift registers arranged for use in a driving circuit · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10916189B2 cover?
A scan driver comprises a level shifter configured to output varied clock signals that have different frequencies for at least two consecutive periods; and a shift register operating based on the varied clock signals output from the level shifter and outputting scan signals.
Who is the assignee on this patent?
Lg Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3266. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 09 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).