Virtualization exceptions

US10901772B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10901772-B2
Application numberUS-201916380717-A
CountryUS
Kind codeB2
Filing dateApr 10, 2019
Priority dateOct 28, 2013
Publication dateJan 26, 2021
Grant dateJan 26, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments of an invention for virtualization exceptions are disclosed. In one embodiment, a processor includes instruction hardware, control logic, and execution hardware. The instruction hardware is to receive a plurality of instructions, including an instruction to enter a virtual machine. The control logic is to determine, in response to a privileged event occurring within the virtual machine, whether to generate a virtualization exception. The execution hardware is to generate a virtualization exception in response to the control logic determining to generate a virtualization exception.

First claim

Opening claim text (preview).

What is claimed is: 1. A system comprising: a system memory to store a virtualization exception handler; and a processor including: instruction hardware to receive a plurality of instructions, including an instruction to enter a virtual machine; control logic to determine, in response to a first exception occurring within the virtual machine operating according to a first configuration of a virtual machine control structure, to cause an exit from the virtual machine to a hypervisor outside the virtual machine, and to determine, in response to the first exception occurring within the virtual machine operating according to a second configuration of the virtual machine control structure, to generate a virtualization exception instead of the exit from the virtual machine; and execution hardware to generate the virtualization exception in response to the control logic determining to generate a virtualization exception and to respond to the virtualization exception with a transfer of execution control within the virtual machine to the virtualization exception handler. 2. The system of claim 1 , wherein the control logic is to determine to generate the virtualization exception based, at least in part, on one or more fine-grained controls. 3. The system of claim 2 , wherein the one or more fine-grained controls include one or more controls in one or more of an extended page table and an extended page table directory. 4. The system of claim 1 , wherein in response to the control logic determining to generate the virtualization exception, the execution hardware is also to select a descriptor, from an interrupt-descriptor table, based on a vector number associated with the virtualization exception. 5. The system of claim 1 , wherein in response to the control logic determining to generate the virtualization exception, the execution hardware is also to save virtualization exception handling information. 6. One or more non-transitory computer-readable storage mediums having stored thereon executable computer program instructions that, when executed by one or more processors, cause the one or more processors to perform operations comprising: receiving, within a first virtual machine and from second virtual machine in response to a first exception occurring within the second virtual machine operating according to a first configuration of a virtual machine control structure, a virtualization exception, wherein the second virtual machine is also to generate, instead of the virtualization exception and in response to the first exception occurring within the second virtual machine operating according to a second configuration of the virtual machine control structure, an exit from the second virtual machine to a hypervisor outside the first virtual machine and outside the second virtual machine; and initiating handling the virtualization exception within the first virtual machine. 7. The one or more mediums of claim 6 , wherein the second virtual machine is to determine to generate the virtualization exception based, at least in part, on one or more fine-grained controls. 8. The one or more mediums of claim 7 , wherein the one or more fine-grained controls include one or more controls in one or more of an extended page table and an extended page table directory. 9. The one or more mediums of claim 6 , wherein in response to the second virtual machine determining to generate the virtualization exception, the one or more processors are to select a descriptor, from an interrupt-descriptor table, based on a vector number associated with the virtualization exception. 10. The one or more mediums of claim 6 , wherein in response to the second virtual machine determining to generate the virtualization exception, the one or more processors are to save virtualization exception handling information.

Assignees

Inventors

Classifications

  • Hypervisors; Virtual machine monitors · CPC title

  • by interrupt, e.g. masked · CPC title

  • to perform miscellaneous control operations, e.g. NOP · CPC title

  • Hypervisor-specific management and integration aspects · CPC title

  • Memory management, e.g. access or allocation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10901772B2 cover?
Embodiments of an invention for virtualization exceptions are disclosed. In one embodiment, a processor includes instruction hardware, control logic, and execution hardware. The instruction hardware is to receive a plurality of instructions, including an instruction to enter a virtual machine. The control logic is to determine, in response to a privileged event occurring within the virtual mach…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06F9/45533. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jan 26 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).