Supporting random access of compressed data
US-2019391869-A1 · Dec 26, 2019 · US
US10887616B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10887616-B2 |
| Application number | US-201916521147-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 24, 2019 |
| Priority date | Nov 30, 2018 |
| Publication date | Jan 5, 2021 |
| Grant date | Jan 5, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An image processing device includes a frame buffer compressor, which is configured to: (i) compress source data into compressed data having CRC bits appended thereto, and (ii) decompress the compressed data into output data and use the CRC bits to check for errors in the output data. A multimedia device is provided, which is configured to generate the source data in response to raw data. A memory device is provided, which is configured to store the compressed data. The frame buffer compressor may include an encoder configured to compress the source data into the compressed data with the CRC bits appended thereto, and a decoder configured to decompress the compressed data into the output data. The encoder may include a prediction module, which is configured to generate prediction data including reference data and residual data, from the source data.
Opening claim text (preview).
What is claimed is: 1. An image processing device, comprising: a frame buffer compressor configured to compress source data into compressed data having cyclic redundancy check (CRC) bits appended thereto, and further configured to decompress the compressed data into output data and use the CRC bits to check for errors in the output data, said frame buffer compressor comprising: (i) an encoder configured to compress the source data into the compressed data with the CRC bits appended thereto, and (ii) a decoder configured to decompress the compressed data into the output data; and wherein said encoder comprises: a prediction module configured to generate prediction data including reference data and residual data, from the source data; an entropy encoding module configured to compress the prediction data according to a k value by entropy encoding the prediction data to thereby generate first compressed data; and a CRC module configured to generate the CRC bits in response to the source data and append the CRC bits to the first compressed data. 2. The image processing device of claim 1 , further comprising a multimedia device configured to generate the source data in response to raw data, and a memory device configured to store the compressed data. 3. The image processing device of claim 1 , wherein said encoder further comprises: a first mode selector configured to select whether the source data is to be compressed in a lossy mode or a lossless mode; and a quantization module configured to quantize the prediction data using a predetermined quantization parameter. 4. The image processing device of claim 3 , wherein the prediction data is transmitted to the quantization module and then to the entropy encoding module when the source data is being compressed in the lossy mode, but skips the quantization module when the source data is being compressed in the lossless mode. 5. The image processing device of claim 4 , wherein said encoder further comprises a compression rate check module configured to check a compression rate of the first compressed data and record a header index in a header of the compressed data when the source data is being compressed in the lossy mode. 6. The image processing device of claim 5 , wherein the CRC module is configured to determine a position of the CRC bit with reference to the header index, when the source data is being compressed in the lossless mode. 7. The image processing device of claim 5 , wherein said encoder further comprises a shift module configured to perform a shift at a reference compression rate when the compression rate of the first compressed data checked by the compression rate check module is smaller than a reference compression rate. 8. An image processing device, comprising: a multimedia device configured to generate source data by processing raw data, and further configured to receive and use output data; a frame buffer compressor configured to compress the source data into compressed data having a cyclic redundancy check (CRC) bit appended thereto, and further configured to decompress the compressed data into the output data and verify an error(s) in the output data; and a memory device configured to store the compressed data, and be accessible by the multimedia device; wherein the frame buffer compressor operates in a first mode or a second mode different from the first mode, and wherein the frame buffer compressor determines a first position of the CRC bit in the compressed data using a first method in the first mode, and a second position of the CRC bit in the compressed data using a second method different from the first method in the second mode. 9. The image processing device of claim 8 , wherein the frame buffer compressor comprises: an encoder configured to compress the source data into the compressed data; and a decoder configured to decompress the compressed data into the output data. 10. The image processing device of claim 9 , wherein the encoder comprises: a prediction module configured to represent prediction data including reference data and residual data as the source data; an entropy encoding module configured to compress the prediction data according to a k value by entropy encoding the prediction data and output first compressed data; and a CRC module configured to generate the CRC bit by performing a calculation on the source data and add the CRC bit to an end of the first compressed data. 11. The image processing device of claim 10 , wherein the encoder further comprises: a first mode selector configured to determine whether to compress the source data in a lossy mode or a lossless mode; and a quantization module configured to quantize the prediction data using a preset quantization parameter, and wherein the prediction data is transmitted to the quantization module and then the entropy encoding module in the lossy mode and is transmitted directly to the entropy encoding module in the lossless mode. 12. The image processing device of claim 11 , wherein the encoder further comprises a compression rate check module configured to check a compression rate of the first compressed data and record a header index in a header of the compressed data in the lossy mode. 13. The image processing device of claim 12 , wherein the CRC module determines a position of the CRC bit with reference to the header index in the lossless mode. 14. The image processing device of claim 12 , wherein the encoder further comprises a shift module configured to perform a shift at a reference compression rate when the compression rate of the first compressed data checked by the compression rate check module is smaller than the reference compression rate. 15. The image processing device of claim 11 , wherein the decoder comprises: a second mode selector configured to determine whether the compressed data has been compressed in the lossy mode or the lossless mode; an entropy decoding module configured to entropy decode the compressed data according to the k value and output first output data; a prediction compensation module configured to restore the output data using the reference data and the residual data included in the first output data; and a CRC check module configured to generate a comparative CRC bit by performing a calculation on the output data. 16. The image processing device of claim 15 , wherein the second mode selector separates a first CRC bit from the compressed data and transmits the first CRC bit to the CRC check module, and wherein the CRC check module compares the first CRC bit with the comparative CRC bit and makes an error mark on the output data when the first CRC bit differ from the comparative CRC bit. 17. An image processing device comprising: a multimedia Intellectual property (IP) configured to generate source data by processing raw data and receive and use output data; a frame buffer compressor configured to compress the source data into compressed data and decompress the compressed data into the output data; and a memory configured to store the compressed data and be accessed by the multimedia IP, wherein the frame buffer compressor operates in a lossy mode or a lossless mode, wherein the compressed data compressed in the lossless mode includes a first payload and a first header in which a header index indicating a compression rate of the first payload is recorded, wherein the compressed data compressed in the lossy mode includes only a second payload compressed according to a fixed compression rate, wherein the first and second payloads include first and second CRC bit, re
involving methods or arrangements for detection of transmission errors at the decoder · CPC title
characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation (H04N19/635 takes precedence) · CPC title
Adaptive entropy coding, e.g. adaptive variable length coding [AVLC] or context adaptive binary arithmetic coding [CABAC] · CPC title
Quantisation · CPC title
characterised by syntax aspects related to video coding, e.g. related to compression standards · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.