Receiver for human body communication and method for removing noise thereof
US-9866332-B2 · Jan 9, 2018 · US
Clock buffer and method thereof
US10879899B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10879899-B2 |
| Application number | US-201715677240-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 15, 2017 |
| Priority date | Aug 15, 2017 |
| Publication date | Dec 29, 2020 |
| Grant date | Dec 29, 2020 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An apparatus includes: a first inverter configured to receive a first clock signal and output a second clock signal, wherein an input pin, an output pin, a power pin, and a ground pin of the first inverter connect to the first clock signal, the second clock signal, a first source node, and a second source node, respectively; a second inverter configured to receive the second clock signal and output a third clock signal, wherein an input pin, an output pin, a power pin, and a ground pin of the second inverter connect to the second clock signal, the third clock signal, the first source node, and the second source node, respectively; a first resistor connected to a first DC (direct-current) voltage to the first source node; and a second resistor connected to a second DC voltage to the second source node.
First claim
Opening claim text (preview).
What is claimed is: 1. A clock buffer circuit comprising: a first inverter configured to receive a first clock signal and output a second clock signal, wherein an input pin, a power pin, and a ground pin of the first inverter directly connect to the first clock signal, a first source node, and a second source node, respectively, and wherein an output pin of the first inverter generates the second clock signal; a second inverter configured to receive the second clock signal and output a third clock signal, wherein an input pin, a power pin, and a ground pin of the second inverter directly connect to the second clock signal, the first source node, and the second source node, respectively, and wherein an output pin of the second inverter generates the third clock signal; a first resistor directly connected between a first DC (direct-current) voltage and the first source node; and a second resistor directly connected between a second DC voltage and the second source node, wherein the first source node is connected to the first DC voltage only through the first resistor, and the second source node is connected to the second DC voltage only through the second resistor, thereby configuring the circuit to have improved noise immunity. 2. The clock buffer circuit of claim 1 , wherein the first inverter includes a PMOS (p-channel metal oxide semiconductor) transistor and a NMOS (n-channel metal oxide semiconductor) transistor, wherein a gate terminal and a source terminal of the PMOS transistor connect to the input pin and the power pin of the first inverter, respectively, while a gate terminal and a source terminal of the NMOS transistor connect to the input pin and the ground pin of the first inverter, respectively. 3. The clock buffer circuit of claim 1 , wherein the second inverter includes a PMOS (p-channel metal oxide semiconductor) transistor and a NMOS (n-channel metal oxide semiconductor) transistor, wherein a gate terminal and a source terminal of the PMOS transistor connect to the input pin and the power pin of the second inverter, respectively, while a gate terminal and a source terminal of the NMOS transistor connect to the input pin and the ground pin of the second inverter, respectively. 4. The clock buffer circuit of claim 1 , wherein the second inverter is substantially identical to the first inverter. 5. A method for improving noise immunity in a clock buffer circuit comprising: incorporating a first inverter configured to receive a first clock signal and output a second clock signal, wherein an input pin, a power pin, and a ground pin of the first inverter directly connect to the first clock signal, a first source node, and a second source node, respectively, and wherein an output pin of the first inverter generates the second clock signal; incorporating a second inverter configured to receive the second clock signal and output a third clock signal, wherein an input pin, a power pin, and a ground pin of the second inverter directly connect to the second clock signal, the third clock signal, the first source node, and the second source node, respectively, and wherein an output pin of the second inverter generates the third clock signal; incorporating a first resistor to directly connect a first DC voltage to the first source node; and incorporating a second resistor to directly connect a second DC voltage to the second source node, wherein the first source node is connected to the first DC voltage only through the first resistor and the second source node is connected to the second DC voltage only through the second resistor, thereby configuring the circuit to have improved noise immunity. 6. The method of claim 5 , wherein the first inverter includes a PMOS (p-channel metal oxide semiconductor) transistor and a NMOS (n-channel metal oxide semiconductor) transistor, wherein a gate terminal and a source terminal of the PMOS transistor connect to the input pin and the power pin of the first inverter, respectively, while a gate terminal and a source terminal of the NMOS transistor connect to the input pin and the ground pin of the first inverter, respectively. 7. The method of claim 5 , wherein the second inverter includes a PMOS (p-channel metal oxide semiconductor) transistor and a NMOS (n-channel metal oxide semiconductor) transistor, wherein a gate terminal and a source terminal of the PMOS transistor connect to the input pin and the power pin of the second inverter, respectively, while a gate terminal and a source terminal of the NMOS transistor connect to the input pin and the ground pin of the second inverter, respectively. 8. The method of claim 5 , wherein the second inverter is substantially identical to the first inverter.
Assignees
Inventors
Classifications
using CMOS {or complementary insulated gate field-effect transistors} · CPC title
by the use of time reference signals, e.g. clock signals · CPC title
by means of a pull-up or down element · CPC title
- H03K19/00361Primary
in field effect transistor circuits · CPC title
Stabilisation of output, e.g. using crystal · CPC title
Patent family
Related publications grouped by family.
External sources
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US10879899B2 cover?
- An apparatus includes: a first inverter configured to receive a first clock signal and output a second clock signal, wherein an input pin, an output pin, a power pin, and a ground pin of the first inverter connect to the first clock signal, the second clock signal, a first source node, and a second source node, respectively; a second inverter configured to receive the second clock signal and ou…
- Who is the assignee on this patent?
- Realtek Semiconductor Corp
- What technology area does this patent fall under?
- Primary CPC classification H03K19/00361. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Dec 29 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).