LED package structure, chip carrier, and method for manufacturing chip carrier

US10879443B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10879443-B2
Application numberUS-201916547308-A
CountryUS
Kind codeB2
Filing dateAug 21, 2019
Priority dateAug 22, 2018
Publication dateDec 29, 2020
Grant dateDec 29, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides an LED package structure, a carrier, and a method for manufacturing a carrier. The carrier includes a substrate and an electrode layer disposed on the substrate. The electrode layer includes at least one bonding portion that has a plurality of elongated microstructures recessed in a surface thereof.

First claim

Opening claim text (preview).

What is claimed is: 1. A carrier, comprising: a substrate; and an electrode layer disposed on a surface of the substrate and including a plurality of metallic pads, wherein at least one of the metallic pads has a bonding portion configured to fix at least one light emitting chip, wherein the bonding portion has a plurality of elongated microstructures recessed in a surface thereof arranged away from the substrate, and the surface of the bonding portion has an arithmetical mean deviation (Ra) within a range of 0.2-3.5 μm and a ten point height of irregularities (Rz) within a range of 0.8-2.0 μm. 2. The carrier according to claim 1 , wherein the number of the metallic pads having the bonding portion is at least two, and the bonding portions of the at least two metallic pads are arranged in one row along a first direction; and in each of the bonding portions, each of the microstructures is in a straight shape and is substantially perpendicular to the first direction. 3. The carrier according to claim 1 , wherein the bonding portion has a plurality of elongated accommodating holes recessed in the surface thereof, each of the accommodating holes is substantially parallel to each of the microstructures, and a depth of each of the accommodating holes is larger than a depth of each of the microstructures. 4. The carrier according to claim 3 , wherein each of the accommodating holes has a width that is in a direction perpendicular to a longitudinal direction of the corresponding accommodating hole, and the width of each of the accommodating holes is within a range of 80-150 μm. 5. The carrier according to claim 3 , wherein the bonding portion has a plurality of inner walls that respectively define the accommodating holes, each of the inner walls includes two long side walls and two end walls, an edge of the bonding portion is spaced apart from one of the long side walls adjacent thereto by a distance that is equal to or less than 200 μm, and the edge of the bonding portion is spaced apart from one of the end walls adjacent thereto by a distance that is equal to or less than 100 μm. 6. The carrier according to claim 1 , wherein the at least one of the metallic pads has a wiring portion integrally connected to the bonding portion thereof, and wiring portion has a plurality of elongated microstructures recessed in a surface thereof arranged away from the substrate, and wherein the number of the metallic pads having the bonding portion and the wiring portion is at least two, and the bonding portions of the at least two metallic pads are arranged in one row along a first direction; and in each of the wiring portions, each of the microstructures is in a straight shape and is substantially perpendicular to the first direction. 7. A light emitting diode (LED) package structure, comprising: a carrier according to claim 1 ; an insulating layer disposed on the surface of the substrate, wherein the insulating layer is shape-complementary to and coplanar with the electrode layer; at least one light-emitting unit mounted on the bonding portion of the electrode layer of the carrier; and a soldering material connected to the at least one light-emitting unit and the bonding portion of the electrode layer, wherein at least part of each of the microstructures is filled with the soldering material. 8. The LED package structure according to claim 7 , wherein the bonding portion has a plurality of elongated accommodating holes recessed in the surface thereof, each of the accommodating holes is substantially parallel to each of the microstructures, a depth of each of the accommodating holes is larger than a depth of each of the microstructures and partly filled with the soldering material. 9. The LED package structure according to claim 8 , wherein a reflective housing disposed on the electrode layer and the insulating layer, wherein the reflective housing surrounds and covers at least one side surface of the at least one light-emitting unit, and a surface of the at least one light-emitting unit is exposed from the reflective housing so as to be defined as a light emitting surface of the LED package structure. 10. A carrier, comprising: a substrate; and an electrode layer disposed on a surface of the substrate and including a plurality of metallic pads, wherein at least one of the metallic pads has a bonding portion configured to fix at least one light emitting chip, wherein the bonding portion has a plurality of elongated microstructures and a plurality of elongated accommodating holes, the microstructures and the accommodating holes are recessed in a surface of the bonding portion arranged away from the substrate, and a depth of each of the accommodating holes is larger than a depth of each of the microstructures. 11. The carrier according to claim 10 , wherein the number of the metallic pads having the bonding portion is at least two, and the bonding portions of the at least two metallic pads are arranged in one row along a first direction; and in each of the bonding portions, each of the microstructures is in a straight shape and is substantially perpendicular to the first direction. 12. The carrier according to claim 10 , wherein each of the accommodating holes is substantially parallel to each of the microstructures. 13. The carrier according to claim 12 , wherein each of the accommodating holes has a width that is in a direction perpendicular to a longitudinal direction of the corresponding accommodating hole, and the width of each of the accommodating holes is within a range of 80-150 μm. 14. The carrier according to claim 12 , wherein the bonding portion has a plurality of inner walls that respectively define the accommodating holes, each of the inner walls includes two long side walls and two end walls, an edge of the bonding portion is spaced apart from one of the long side walls adjacent thereto by a distance that is equal to or less than 200 μm, and the edge of the bonding portion is spaced apart from one of the end walls adjacent thereto by a distance that is equal to or less than 100 μm. 15. The carrier according to claim 10 , wherein the at least one of the metallic pads has a wiring portion integrally connected to the bonding portion thereof, and wiring portion has a plurality of elongated microstructures recessed in a surface thereof arranged away from the substrate, and wherein the number of the metallic pads having the bonding portion and the wiring portion is at least two, and the bonding portions of the at least two metallic pads are arranged in one row along a first direction; and in each of the wiring portions, each of the microstructures is in a straight shape and is substantially perpendicular to the first direction. 16. A light emitting diode (LED) package structure, comprising: a carrier according to claim 10 ; an insulating layer disposed on the surface of the substrate, wherein the insulating layer is shape-complementary to and coplanar with the electrode layer; at least one light-emitting unit mounted on the bonding portion of the electrode layer of the carrier; and a soldering material connected to the at least one light-emitting unit and the bonding portion of the electrode layer, wherein at least part of each of the microstructures and the accommodating holes are filled with the soldering material. 17. The LED package structure according to claim 16 , wherein a reflective housing disposed on the electrode layer and the insulating layer, wherein the reflective housing surrounds and covers at least one side surface of the at least one light-emitting unit, and a surface of th

Assignees

Inventors

Classifications

  • Shapes or dispositions of interconnections · CPC title

  • Package configurations · CPC title

  • characterised by their shape, e.g. curved or truncated substrates · CPC title

  • having reflecting means, e.g. semiconductor Bragg reflectors · CPC title

  • Electrodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10879443B2 cover?
The present disclosure provides an LED package structure, a carrier, and a method for manufacturing a carrier. The carrier includes a substrate and an electrode layer disposed on the substrate. The electrode layer includes at least one bonding portion that has a plurality of elongated microstructures recessed in a surface thereof.
Who is the assignee on this patent?
Lite On Opto Tech Changzhou Co Ltd, Lite On Technology Corp
What technology area does this patent fall under?
Primary CPC classification H10H20/857. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 29 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).