Overvoltage protection for Universal Serial Bus Type-C (USB-C) connector systems

US10873162B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10873162-B2
Application numberUS-201916240489-A
CountryUS
Kind codeB2
Filing dateJan 4, 2019
Priority dateApr 11, 2018
Publication dateDec 22, 2020
Grant dateDec 22, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An example electronic device includes a first switch and a second switch that are each coupled to an overvoltage detection and protection circuit. The first switch is configured to connect a first sideband use (SBU) terminal of a Universal Serial Bus Type-C (USB-C) controller to a SBU crossbar switch of the USB-C controller. The second switch is configured to connect a second SBU terminal of the USB-C controller to the SBU crossbar switch. The overvoltage detection and protection circuit is configured to deactivate the first switch or the second switch when a voltage exceeding a predetermined threshold is detected on a terminal of the first switch or the second switch.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronic device, comprising: a first switch configured to connect a first sideband use (SBU) terminal of a Universal Serial Bus Type-C (USB-C) controller to a SBU crossbar switch of the USB-C controller, the first SBU terminal configured to be coupled to a USB-C receptacle; a second switch configured to connect a second SBU terminal of the USB-C controller to the SBU crossbar switch, the second SBU terminal configured to be coupled to the USB-C receptacle; and an overvoltage detection and protection circuit configured to deactivate the first switch or the second switch when a voltage exceeding a predetermined threshold is detected on a respective terminal of the first switch or the second switch, wherein the first switch and the second switch are each coupled to the overvoltage detection and protection circuit. 2. The electronic device of claim 1 , wherein the SBU crossbar switch further comprises a flip orientation block coupled to the overvoltage detection and protection circuit, wherein the flip orientation block is configured to determine a plug orientation of the USB-C receptacle. 3. The electronic device of claim 2 , wherein the SBU crossbar switch further comprises a selection block coupled to the flip orientation block, wherein the selection block is configured to select between a Display Port mode and a Thunderbolt mode based on the plug orientation determined by the flip orientation block. 4. The electronic device of claim 1 , further comprising: a third switch configured to connect a first configuration channel (CC) terminal of the USB-C controller to a V CONN supply voltage of the USB-C controller; and a fourth switch configured to connect a second CC terminal of the USB-C controller to a control channel physical layer logic (PHY) of the USB-C controller. 5. The electronic device of claim 4 , wherein the first switch, the second switch, the third switch, and the fourth switch each comprises a cascade N-channel field-effect transistor (FET) configured to operate at a voltage no higher than the V CONN supply voltage or a gate oxide breakdown voltage limit. 6. The electronic device of claim 1 , further comprising a self-bias control circuit configured to provide bias voltages to the overvoltage detection and protection circuit. 7. The electronic device of claim 1 , wherein the predetermined threshold comprises a programmable threshold. 8. A system comprising: a Universal Serial Bus Type-C (USB-C) receptacle; and a USB-C controller coupled to the USB-C receptacle, wherein the USB-C controller comprises: a sideband use (SBU) crossbar switch, a first SBU terminal, and a second SBU terminal; a first switch configured to connect the first SBU terminal to the SBU crossbar switch; a second switch configured to connect the second SBU terminal to the SBU crossbar switch; and an overvoltage detection and protection circuit configured to deactivate the first switch or the second switch when a voltage exceeding a predetermined threshold is detected on a respective terminal of the first switch or the second switch, wherein the first switch and the second switch are each coupled to the overvoltage detection and protection circuit. 9. The system of claim 8 , wherein the SBU crossbar switch further comprises a flip orientation block coupled to the overvoltage detection and protection circuit, wherein the flip orientation block is configured to determine a plug orientation of the USB-C receptacle. 10. The system of claim 9 , wherein the SBU crossbar switch further comprises a selection block coupled to the flip orientation block, wherein the selection block is configured to select between a Display Port mode and a Thunderbolt mode based on the plug orientation determined by the flip orientation block. 11. The system of claim 8 , wherein the USB-C controller further comprises: a V CONN supply voltage, a control channel physical layer logic (PHY), a first configuration channel (CC) terminal, and a second CC terminal; a third switch configured to connect the first CC terminal to the V CONN supply voltage; and a fourth switch configured to connect the second CC terminal to the PHY. 12. The system of claim 11 , wherein the first switch, the second switch, the third switch, and the fourth switch each comprises a cascade N-channel field-effect transistor (FET) configured to operate at a voltage no higher than the V CONN supply voltage or a gate oxide breakdown voltage limit. 13. The system of claim 8 , wherein the USB-C controller further comprises a self-bias control circuit configured to provide bias voltages to the overvoltage detection and protection circuit. 14. The system of claim 8 , wherein the predetermined threshold comprises a programmable threshold. 15. A method comprising: detecting, by a Universal Serial Bus Type-C (USB-C) controller, an orientation of a plug mated with a USB-C receptacle coupled to the USB-C controller; coupling a first sideband use (SBU) terminal of the USB-C controller to a SBU crossbar switch of the USB-C controller by using a first switch; coupling a second SBU terminal of the USB-C controller to the SBU crossbar switch by using a second switch; detecting, by an overvoltage detection and protection circuit of the USB-C controller, that a voltage on the first SBU terminal or the second SBU terminal is greater than a predetermined threshold; and in response to detecting that the voltage on the first SBU terminal or the second SBU terminal is greater than the predetermined threshold, deactivating the first switch or the second switch respectively. 16. The method of claim 15 , wherein detecting the orientation of the plug is performed by a flip orientation block of the SBU crossbar switch. 17. The method of claim 15 , further comprising selecting, by a selection block of the SBU crossbar switch, between a Display Port mode and a Thunderbolt mode based on the orientation of the plug. 18. The method of claim 15 , further comprising: coupling a first configuration channel (CC) terminal of the USB-C controller to a V CONN supply voltage of the USB-C controller by using a third switch; and coupling a second CC terminal of the USB-C controller to a control channel physical layer logic (PHY) of the USB-C controller by using a fourth switch. 19. The method of claim 18 , further comprising: detecting, by the overvoltage detection and protection circuit, that a voltage on the first CC terminal or the second CC terminal is greater than the predetermined threshold; and in response to detecting that the voltage on the first CC terminal or the second CC terminal is greater than the predetermined threshold, deactivating the third switch or the fourth switch. 20. The method of claim 15 , further comprising providing bias voltages to the overvoltage detection and protection circuit by using a self-bias control circuit of the USB-C controller.

Assignees

Inventors

Classifications

  • using FETs as protective elements · CPC title

  • on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title

  • in field-effect transistor circuits · CPC title

  • for adaptation of a particular data processing system to different peripheral devices · CPC title

  • with built-in overvoltage protection · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10873162B2 cover?
An example electronic device includes a first switch and a second switch that are each coupled to an overvoltage detection and protection circuit. The first switch is configured to connect a first sideband use (SBU) terminal of a Universal Serial Bus Type-C (USB-C) controller to a SBU crossbar switch of the USB-C controller. The second switch is configured to connect a second SBU terminal of th…
Who is the assignee on this patent?
Cypress Semiconductor Corp
What technology area does this patent fall under?
Primary CPC classification H01R13/6666. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 22 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).