Method and system for delay aware uplink scheduling in a communication network

US10863531B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10863531-B2
Application numberUS-201816216756-A
CountryUS
Kind codeB2
Filing dateDec 11, 2018
Priority dateMar 15, 2018
Publication dateDec 8, 2020
Grant dateDec 8, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

This disclosure relates generally to telecommunication networks, and more particularly to a method and system for delay aware uplink scheduling in a communication network. The telecommunication network performs data uplink and data downlink associated with data communication between multiple transmitter-receiver pairs connected to the network, by using specific scheduling schema as part of the data processing. Disclosed are method and system for performing a delay-aware uplink scheduling in the communication network. For an uplink request received from a transmitter, the system estimates downlink delay at the corresponding receiver side. The system further estimates a processing delay for the received uplink request. Based on the estimated downlink delay and the processing delay, the system determines an uplink delay budget for the transmitter. Further, based on the uplink delay budget and an achievable data rate computed for the transmitter, the system schedules uplink for the transmitter.

First claim

Opening claim text (preview).

What is claimed is: 1. A processor-implemented method for uplink scheduling in a communication network, comprising: estimating ( 304 ) downlink delay for a transmitter-receiver pair communication in the communication network, in response to an uplink request received from a transmitter of the transmitter-receiver pair in the communication network ( 302 ), via one or more hardware processors, wherein the downlink delay estimation comprises estimating the downlink delay due to downlink traffic and channel quality; estimating ( 306 ) a processing delay for the transmitter-receiver pair communication in the communication network via the one or more hardware processors, wherein the processing delay represents total execution time required for processing uplink frames from the transmitter and for creating corresponding downlink frames for transmission to a receiver; and scheduling ( 312 ) an uplink for the transmitter, via the one or more hardware processors comprises: determining ( 308 ) an uplink delay budget for the transmitter, based on the estimated downlink delay and the processing delay; computing ( 310 ) an achievable data rate for the transmitter; and scheduling ( 312 ) the uplink for the transmitter, based on the estimated downlink delay, the processing delay, the uplink delay budget for the transmitter and the computed achievable data rate for the transmitter, wherein scheduling the uplink for the transmitter further comprises determining a time at which resources are required for uplink transmission of the transmitter. 2. The method of claim 1 , wherein the processing delay is fixed for the communication network. 3. A communication framework ( 101 ) for uplink scheduling in a communication network, comprising: a processing module ( 206 ) comprising one or more hardware processors; a memory module ( 204 ) comprising a plurality of instructions, wherein the memory module ( 204 ) is coupled to the one or more hardware processors; a delay estimation module ( 202 ), coupled to the one or more hardware processors, configured to: estimate ( 304 ) downlink delay for a transmitter-receiver pair communication in the communication network, in response to an uplink request received from a transmitter of the transmitter-receiver pair in the communication network ( 302 ), wherein the downlink delay estimation comprises estimating the downlink delay due to downlink traffic and channel quality; and estimate ( 306 ) a processing delay for the transmitter-receiver pair communication in the communication network, wherein the processing delay represents total execution time required for processing uplink frames from the transmitter and for creating corresponding downlink frames for transmission to a receiver; and a scheduling module ( 203 ), coupled to the one or more hardware processors, configured to: determine ( 308 ) an uplink delay budget for the transmitter, based on the estimated downlink delay and the processing delay; compute ( 310 ) an achievable data rate for the transmitter; and schedule ( 312 ) an uplink for the transmitter, based on the estimated downlink delay, the processing delay, the uplink delay budget for the transmitter and the computed achievable data rate for the transmitter, wherein scheduling the uplink for the transmitter further comprises determining a time at which resources are required for uplink transmission of the transmitter. 4. One or more non-transitory machine readable information storage mediums comprising one or more instructions which when executed by one or more hardware processors causes the one or more hardware processors to perform a method for uplink scheduling in a communication network, said method comprising: estimating ( 304 ) downlink delay for a transmitter-receiver pair communication in the communication network, in response to an uplink request received from a transmitter of the transmitter-receiver pair in the communication network ( 302 ), wherein the downlink delay estimation comprises estimating the downlink delay due to downlink traffic and channel quality; estimating ( 306 ) a processing delay for the transmitter-receiver pair communication in the communication network, wherein the processing delay represents total execution time required for processing uplink frames from the transmitter and for creating corresponding downlink frames for transmission to a receiver; and scheduling ( 312 ) an uplink for the transmitter by: determining ( 308 ) an uplink delay budget for the transmitter, based on the estimated downlink delay and the processing delay; computing ( 310 ) an achievable data rate for the transmitter; and scheduling ( 312 ) the uplink for the transmitter, based on the estimated downlink delay, the processing delay, the uplink delay budget for the transmitter and the computed achievable data rate for the transmitter, wherein scheduling the uplink for the transmitter further comprises determining a time at which resources are required for uplink transmission of the transmitter. 5. The one or more non-transitory machine readable information storage mediums of claim 4 , wherein the processing delay is fixed for the communication network.

Assignees

Inventors

Classifications

  • H04W72/543Primary

    based on requested quality, e.g. QoS · CPC title

  • H04W72/542Primary

    using measured or perceived quality · CPC title

  • based on load · CPC title

  • Testing, {supervising or monitoring} using real traffic · CPC title

  • of uplink data flows · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10863531B2 cover?
This disclosure relates generally to telecommunication networks, and more particularly to a method and system for delay aware uplink scheduling in a communication network. The telecommunication network performs data uplink and data downlink associated with data communication between multiple transmitter-receiver pairs connected to the network, by using specific scheduling schema as part of the …
Who is the assignee on this patent?
Tata Consultancy Services Ltd
What technology area does this patent fall under?
Primary CPC classification H04W72/543. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 08 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).