Method for transmitting/receiving uplink control channel in frame structure of short transmission time interval and device therefor
US-2019230657-A1 · Jul 25, 2019 · US
US10863531B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10863531-B2 |
| Application number | US-201816216756-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 11, 2018 |
| Priority date | Mar 15, 2018 |
| Publication date | Dec 8, 2020 |
| Grant date | Dec 8, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
This disclosure relates generally to telecommunication networks, and more particularly to a method and system for delay aware uplink scheduling in a communication network. The telecommunication network performs data uplink and data downlink associated with data communication between multiple transmitter-receiver pairs connected to the network, by using specific scheduling schema as part of the data processing. Disclosed are method and system for performing a delay-aware uplink scheduling in the communication network. For an uplink request received from a transmitter, the system estimates downlink delay at the corresponding receiver side. The system further estimates a processing delay for the received uplink request. Based on the estimated downlink delay and the processing delay, the system determines an uplink delay budget for the transmitter. Further, based on the uplink delay budget and an achievable data rate computed for the transmitter, the system schedules uplink for the transmitter.
Opening claim text (preview).
What is claimed is: 1. A processor-implemented method for uplink scheduling in a communication network, comprising: estimating ( 304 ) downlink delay for a transmitter-receiver pair communication in the communication network, in response to an uplink request received from a transmitter of the transmitter-receiver pair in the communication network ( 302 ), via one or more hardware processors, wherein the downlink delay estimation comprises estimating the downlink delay due to downlink traffic and channel quality; estimating ( 306 ) a processing delay for the transmitter-receiver pair communication in the communication network via the one or more hardware processors, wherein the processing delay represents total execution time required for processing uplink frames from the transmitter and for creating corresponding downlink frames for transmission to a receiver; and scheduling ( 312 ) an uplink for the transmitter, via the one or more hardware processors comprises: determining ( 308 ) an uplink delay budget for the transmitter, based on the estimated downlink delay and the processing delay; computing ( 310 ) an achievable data rate for the transmitter; and scheduling ( 312 ) the uplink for the transmitter, based on the estimated downlink delay, the processing delay, the uplink delay budget for the transmitter and the computed achievable data rate for the transmitter, wherein scheduling the uplink for the transmitter further comprises determining a time at which resources are required for uplink transmission of the transmitter. 2. The method of claim 1 , wherein the processing delay is fixed for the communication network. 3. A communication framework ( 101 ) for uplink scheduling in a communication network, comprising: a processing module ( 206 ) comprising one or more hardware processors; a memory module ( 204 ) comprising a plurality of instructions, wherein the memory module ( 204 ) is coupled to the one or more hardware processors; a delay estimation module ( 202 ), coupled to the one or more hardware processors, configured to: estimate ( 304 ) downlink delay for a transmitter-receiver pair communication in the communication network, in response to an uplink request received from a transmitter of the transmitter-receiver pair in the communication network ( 302 ), wherein the downlink delay estimation comprises estimating the downlink delay due to downlink traffic and channel quality; and estimate ( 306 ) a processing delay for the transmitter-receiver pair communication in the communication network, wherein the processing delay represents total execution time required for processing uplink frames from the transmitter and for creating corresponding downlink frames for transmission to a receiver; and a scheduling module ( 203 ), coupled to the one or more hardware processors, configured to: determine ( 308 ) an uplink delay budget for the transmitter, based on the estimated downlink delay and the processing delay; compute ( 310 ) an achievable data rate for the transmitter; and schedule ( 312 ) an uplink for the transmitter, based on the estimated downlink delay, the processing delay, the uplink delay budget for the transmitter and the computed achievable data rate for the transmitter, wherein scheduling the uplink for the transmitter further comprises determining a time at which resources are required for uplink transmission of the transmitter. 4. One or more non-transitory machine readable information storage mediums comprising one or more instructions which when executed by one or more hardware processors causes the one or more hardware processors to perform a method for uplink scheduling in a communication network, said method comprising: estimating ( 304 ) downlink delay for a transmitter-receiver pair communication in the communication network, in response to an uplink request received from a transmitter of the transmitter-receiver pair in the communication network ( 302 ), wherein the downlink delay estimation comprises estimating the downlink delay due to downlink traffic and channel quality; estimating ( 306 ) a processing delay for the transmitter-receiver pair communication in the communication network, wherein the processing delay represents total execution time required for processing uplink frames from the transmitter and for creating corresponding downlink frames for transmission to a receiver; and scheduling ( 312 ) an uplink for the transmitter by: determining ( 308 ) an uplink delay budget for the transmitter, based on the estimated downlink delay and the processing delay; computing ( 310 ) an achievable data rate for the transmitter; and scheduling ( 312 ) the uplink for the transmitter, based on the estimated downlink delay, the processing delay, the uplink delay budget for the transmitter and the computed achievable data rate for the transmitter, wherein scheduling the uplink for the transmitter further comprises determining a time at which resources are required for uplink transmission of the transmitter. 5. The one or more non-transitory machine readable information storage mediums of claim 4 , wherein the processing delay is fixed for the communication network.
based on requested quality, e.g. QoS · CPC title
using measured or perceived quality · CPC title
based on load · CPC title
Testing, {supervising or monitoring} using real traffic · CPC title
of uplink data flows · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.