Electro-optical device and electronic apparatus

US10859882B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10859882-B2
Application numberUS-201916392753-A
CountryUS
Kind codeB2
Filing dateApr 24, 2019
Priority dateApr 25, 2018
Publication dateDec 8, 2020
Grant dateDec 8, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A liquid crystal apparatus as an electro-optical device includes a TFT including a semiconductor layer and a gate electrode, a scan line electrically connected to the gate electrode and provided in a layer different from a layer where the gate electrode is provided, a capacitance line, and a conductive light shielding film electrically connected to the capacitance line. The light shielding film is provided in a layer between the gate electrode and the scan line, and in a plan view, overlaps with at least a part of a low-concentration drain region of the semiconductor layer.

First claim

Opening claim text (preview).

What is claimed is: 1. An electro-optical device, comprising: a transistor including a semiconductor layer and a gate electrode; a gate wiring electrically connected to the gate electrode and provided in a layer different from a layer where the gate electrode is provided, the gate wiring being supplied with scan signals; a constant potential wiring; a first interlayer insulating film and a second interlayer insulating film provided between the gate electrode and the gate wiring; and a conductive light shielding film electrically connected to the constant potential wiring, a constant potential being applied to the conductive light shielding film, wherein the light shielding film is provided in a layer between the gate electrode and the gate wiring, and in a plan view, overlaps with at least a part of a low-concentration drain region of the semiconductor layer, and includes an opening portion at a position overlapping with the gate electrode, the opening portion overlaps with a channel region of the semiconductor layer, and the opening portion is provided with a contact hole that penetrates the first interlayer insulating film and the second interlayer insulating film and is formed to fill with a conductive film, the contact hole being electrically coupled to the gate electrode, and the contact hole electrically connecting the gate electrode and the gate wiring. 2. The electro-optical device according to claim 1 , wherein in the plan view, the light shielding film overlaps with at least a part of a boundary between the low-concentration drain region and the gate electrode. 3. The electro-optical device according to claim 1 , wherein in the plan view, the opening portion is surrounded by the light shielding film. 4. The electro-optical device according to claim 1 , wherein the light shielding film overlaps with the channel region of the semiconductor layer in the plan view, the gate wiring includes a first gate wiring and a second gate wiring provided in a layer above the first gate wiring, the first gate wiring and the second gate wiring are electrically connected to the gate electrode through a contact hole provided in a projection of the first gate wiring, the projection does not overlap with the light shielding film in the plan view, and the transistor and the light shielding film are provided in a layer between the first gate wiring and the second gate wiring. 5. The electro-optical device according to claim 1 , wherein the constant potential wiring is provided in a layer below and a layer above a layer where the transistor is provided, and the light shielding film and the constant potential wiring are electrically connected through a contact hole. 6. The electro-optical device according to claim 5 , wherein in the plan view, the contact hole is provided on both sides interposing the low-concentration drain region. 7. The electro-optical device according to claim 5 , wherein a pixel electrode and a common electrode corresponding to the pixel electrode are provided, and a potential different from a potential applied to the common electrode is applied to the constant potential wiring. 8. The electro-optical device according to claim 1 , wherein a potential, different from a potential of any of the gate electrode and the source region and the drain region of the semiconductor layer, is applied to the light shielding film. 9. An electronic apparatus comprising the electro-optical device according to claim 1 .

Assignees

Inventors

Classifications

  • Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth · CPC title

  • Amorphous · CPC title

  • Silicon, silicon germanium or germanium · CPC title

  • using chemical vapour deposition [CVD] · CPC title

  • comprising crystallisation of amorphous, microcrystalline or polycrystalline semiconductor materials · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10859882B2 cover?
A liquid crystal apparatus as an electro-optical device includes a TFT including a semiconductor layer and a gate electrode, a scan line electrically connected to the gate electrode and provided in a layer different from a layer where the gate electrode is provided, a capacitance line, and a conductive light shielding film electrically connected to the capacitance line. The light shielding film…
Who is the assignee on this patent?
Seiko Epson Corp
What technology area does this patent fall under?
Primary CPC classification G02F1/1368. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 08 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).