Memory card controller, memory card device, method used in memory card controller, and electronic device coupled to memory card device

US10853239B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10853239-B2
Application numberUS-201816231584-A
CountryUS
Kind codeB2
Filing dateDec 23, 2018
Priority dateDec 28, 2017
Publication dateDec 1, 2020
Grant dateDec 1, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A memory card controller coupled to a host device includes a processing circuit which is used for reading card specific data from a flash memory of a memory card to store the card specific data in a register wherein a multiply parameter and a basic capacity are marked in the card specific data and used for sending the card specific data to the host device to make the host device calculate a maximum capacity of the memory card according to the multiply parameter and the basic capacity marked in the card specific data.

First claim

Opening claim text (preview).

What is claimed is: 1. A memory card controller configured to couple to a host device via an external signal port and couple to a flash memory via an internal connection of a memory card device, comprising: a processing circuit, used for reading card specific data from the flash memory to store the card specific data in a register wherein a multiplier parameter and a basic capacity are marked in the card specific data, and used for sending the card specific data to a processor of the host device via the external signal port and a memory card driving circuit of the host device if the processing circuit receives a request command CMD9 from the memory card driving circuit by the processor of the host device, to make the processor of the host device calculate and obtain a maximum capacity of the memory card device according to the multiplier parameter and the basic capacity marked in the card specific data; wherein the marked basic capacity is represented by using 22 bits of a C_size field defined in the card specific data, and the marked multiplier parameter is represented by using N capacity indication bits in the card specific data to indicate a value within a range from zero to M to indicate the multiplier parameter within a range from 2 0 to 2 M wherein M is a positive integer greater than one. 2. The memory card controller of claim 1 , wherein the host device is arranged to multiply the multiplier parameter with the basic capacity to derive and obtain the maximum capacity of the memory card device. 3. The memory card controller of claim 1 , wherein a maximum value of the basic capacity corresponds to an upper limit of a maximum capacity of a 32-bit length logical address space. 4. The memory card controller of claim 1 , wherein the card specific data is marked with version information to make the host device preliminarily determine whether the maximum capacity of the memory card device exceed above a maximum capacity corresponding to a specific bit-length address space according to the version information. 5. The memory card controller of claim 1 , wherein the card specific data is marked with version information to make the host device determine whether to refer to the multiplier parameter marked in the card specific data to calculate the maximum capacity of the memory card device. 6. The memory card controller of claim 5 , wherein when the version information matches with version information of a driving circuit of the host device, the host device is arranged to refer to the multiplier parameter marked in the card specific data to calculate the maximum capacity of the memory card device. 7. A memory card device, comprising: the memory card controller of claim 1 ; and a flash memory. 8. A method utilized in a memory card controller configured to couple to a host device via an external signal port and couple to a flash memory via an internal connection of a memory card device, and comprising: reading card specific data from the flash memory to store the card specific data in a register wherein a multiplier parameter and a basic capacity are marked in the card specific data; and sending the card specific data to a processor of the host device via the external signal port and a memory card driving circuit of the host device if the processing circuit receives a request command CMD9 from the memory card driving circuit by the processor of the host device, to make the processor of the host device calculate and obtain a maximum capacity of the memory card device according to the multiplier parameter and the basic capacity marked in the card specific data; wherein the marked basic capacity is represented by using 22 bits of a C_size field defined in the card specific data, and the marked multiplier parameter is represented by using N capacity indication bits in the card specific data to indicate a value within a range from zero to M to indicate the multiplier parameter within a range from 2 0 to 2 M wherein M is a positive integer greater than one. 9. The method of claim 8 , wherein the multiplier parameter is multiplied with the basic capacity to derive and obtain the maximum capacity of the memory card device. 10. The method of claim 8 , further comprising: marking the card specific data with version information to make the host device preliminarily determine whether the maximum capacity of the memory card device exceeds above a maximum capacity corresponding to a specific bit-length address space according to the version information. 11. The method of claim 8 , further comprising: marking the card specific data with version information to make the host device determine whether to refer to the multiplier parameter marked in the card specific data to calculate the maximum capacity of the memory card device. 12. The method of claim 11 , wherein when the version information matches with version information of a driving circuit of the host device, the host device is arranged to refer to the multiplier parameter marked in the card specific data to calculate the maximum capacity of the memory card device. 13. An electronic device configured to couple to a memory card device via an external signal port, comprising: a memory card driving circuit, for driving the memory card device; and a processor, coupled to the memory card driving circuit, for sending a request command CMD9 to a memory card controller of the memory card device via the memory card driving circuit, for receiving card specific data which is sent by the memory card controller of the memory card device in response to the request command CMD9, for analyzing and reading a multiplier parameter and a basic capacity marked in the card specific data, and for calculating and obtaining a maximum capacity of the memory card device according to the multiplier parameter and the basic capacitor which are marked in the card specific data; wherein the marked basic capacity is represented by using 22 bits of a C_size field defined in the card specific data, and the marked multiplier parameter is represented by using N capacity indication bits in the card specific data to indicate a value within a range from zero to M to indicate the multiplier parameter within a range from 2 0 to 2 M wherein M is a positive integer greater than one. 14. The electronic device of claim 13 , wherein the processor is arranged to multiply the multiplier parameter with the basic capacity to derive and obtain the maximum capacity of the memory card device. 15. The electronic device of claim 13 , wherein a maximum value of the basic capacity corresponds to an upper limit of a maximum capacity of a 32-bit length address space. 16. The electronic device of claim 13 , wherein the card specific data is marked with version information, and the processor is arranged to preliminarily determine whether the maximum capacity of the memory card device exceeds above a maximum capacity corresponding to a specific bit-length address space according to the marked version information. 17. The electronic device of claim 13 , wherein the card specific data is marked with version information, and the processor is arranged to determine whether to refer to the multiplier parameter marked in the card specific data to calculate the maximum capacity of the memory card device according to the marked version information. 18. The electronic device of claim 13 , further comprising: a display device, coupled to the processor; wherein the display device is arranged to display the calculated maximum capacity of the memory card device on a picture of the display dev

Assignees

Inventors

Classifications

  • Energy efficient computing, e.g. low power processors, power management or thermal management · CPC title

  • in block erasable memory, e.g. flash memory · CPC title

  • Capacity control, e.g. partitioning, end-of-life degradation · CPC title

  • Logical to physical mapping or translation of blocks or pages · CPC title

  • Simplification · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10853239B2 cover?
A memory card controller coupled to a host device includes a processing circuit which is used for reading card specific data from a flash memory of a memory card to store the card specific data in a register wherein a multiply parameter and a basic capacity are marked in the card specific data and used for sending the card specific data to the host device to make the host device calculate a max…
Who is the assignee on this patent?
Silicon Motion Inc
What technology area does this patent fall under?
Primary CPC classification G06F12/0246. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).