Methods and apparatus for programming an integrated circuit using a configuration memory module
US-2019042516-A1 · Feb 7, 2019 · US
US10849223B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10849223-B2 |
| Application number | US-201916294277-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 6, 2019 |
| Priority date | Mar 6, 2019 |
| Publication date | Nov 24, 2020 |
| Grant date | Nov 24, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In some examples, a printed circuit board assembly can include a printed circuit board having four (4) central processor unit (CPU) sockets disposed thereon and sixty four (64) dual in-line memory modules (DIMMs) disposed thereon. The printed circuit board can have a top surface and a bottom surface with two (2) CPU sockets and thirty two (32) DIMMs disposed on the top surface and two (2) CPU sockets and thirty two (32) DIMMs disposed on the bottom surface.
Opening claim text (preview).
What is claimed is: 1. A printed circuit board comprising: a top surface and a bottom surface; a plurality of processor sockets disposed on the printed circuit board; a first plurality of dual in-line memory modules (DIMMs) disposed on the top surface; and a second plurality of DIMMs disposed on the bottom surface; wherein a first contact area of each DIMM in the first plurality of DIMMs and a second contact area of each DIMM in the second plurality of DIMMs have a respective overlapping alignment along a vector that is perpendicular to a plane of the printed circuit board, wherein each pair of DIMMs associated with the first contact area and the second contact area having the respective overlapping alignment is connected to a respective processor through a single via. 2. The printed circuit board of claim 1 , wherein each pair of DIMMs comprises a first DIMM and a second DIMM having the first contact area and the second contact area with the respective overlapping alignment. 3. The printed circuit board of claim 2 , wherein each processor socket is coupled with one or more pairs of DIMMs comprise a number of DIMMs disposed on the top surface and the number of DIMMs disposed on the bottom surface. 4. The printed circuit board of claim 2 , wherein each pair of DIMMs is coupled with the respective processor socket by a single channel. 5. The printed circuit board of claim 1 , wherein one or more processor sockets disposed on the top surface are longitudinally displaced from one or more processor sockets disposed on the bottom surface. 6. The printed circuit board of claim 1 , wherein one or more processor sockets disposed on the top surface are laterally displaced, one from one or more other processor sockets and one or more processor sockets disposed on the bottom surface are laterally displaced from one or more different processor sockets. 7. The printed circuit board of claim 6 , wherein a cooling path extends longitudinally across the printed circuit board, thus laterally displaced processor sockets interact with the cooling path. 8. The printed circuit board of claim 1 , wherein the plurality of processor sockets comprises at least 4 sockets, wherein the first plurality of DIMMs comprises at least 32 DIMMs and the second plurality of DIMMs comprises at least 32 DIMMs, the printed circuit board being housed in a 7U housing. 9. The printed circuit board of claim 1 , wherein each processor socket in the plurality of processor sockets has a plurality of high speed links, each high speed link coupling the processor socket with each remaining processor socket in the plurality of processor sockets. 10. The printed circuit board of claim 1 , wherein each processor socket in the plurality of processor sockets has a plurality of high speed links and wherein each processor socket is coupled with each remaining processor socket in the plurality of processor sockets via two high speed links from the plurality of high speed links. 11. A system assembly comprising: a housing; and a printed circuit board within the housing, the printed circuit board comprising: a top surface and a bottom surface; a plurality of processor sockets disposed on the printed circuit board; a first plurality of dual in-line memory modules (DIMMs) disposed on the top surface; and a second plurality of DIMMs disposed on the bottom surface; wherein a first contact area of each DIMM in the first plurality of DIMMs and a second contact area of each DIMM in the second plurality of DIMMs have a respective overlapping alignment along a vector that is perpendicular to a plane of the printed circuit board, wherein each set of DIMMs associated with the first contact area and the second contact area having the respective overlapping alignment is connected to a respective processor through a single via. 12. The system assembly of claim 11 , wherein each set of DIMMs comprises a first DIMM and a second DIMM having the first contact area and the second contact area with the respective overlapping alignment. 13. The system assembly of claim 12 , wherein each processor socket is coupled with one or more sets of DIMMs comprising a number of, DIMMs disposed on the top surface and the number of DIMMs disposed on the bottom surface. 14. The system assembly of claim 12 , wherein each set of DIMMs is coupled with the respective processor socket by a single channel. 15. The system assembly of claim 11 , wherein the first plurality of processor sockets on the top surface are longitudinally displaced from the second plurality of processor sockets on the bottom surface. 16. The system assembly of claim 11 , wherein the first plurality of processor sockets on the top surface are laterally displaced from each other and the second plurality of processor sockets on the bottom surface are laterally displaced from each other. 17. The system assembly of claim 16 , wherein a cooling path extends longitudinally across the printed circuit board, thus laterally displaced processor sockets interact with the cooling path. 18. The system assembly of claim 11 , wherein each processor socket in the first plurality of processor sockets and in the second plurality of processor sockets has a plurality of high speed links, each high speed link coupling each processor socket with each remaining processor socket in the first plurality of processor sockets and the second plurality of processor sockets. 19. The system assembly of claim 11 , wherein each processor socket in the first plurality of processor sockets and the second plurality of sockets has a plurality of high speed links, each two high speed links coupling the processor socket with each remaining processor socket in the first plurality of processor sockets and the second plurality of processor sockets. 20. The system assembly of claim 11 , further comprising an airflow path arranged to pass over both the top surface and the bottom surface.
for multiple cards · CPC title
Sockets, i.e. female type connectors comprising metallic connector elements integrated in, or bonded to a common dielectric support · CPC title
Printed elements for providing electric connections to or between printed circuits · CPC title
within server blades for removing heat from heat source · CPC title
Cooling means · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.