Receiver and RF signal supply apparatus

US10841685B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10841685-B2
Application numberUS-201916593879-A
CountryUS
Kind codeB2
Filing dateOct 4, 2019
Priority dateMar 29, 2016
Publication dateNov 17, 2020
Grant dateNov 17, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A receiver includes a connector into which a plug can be inserted in either of one state of a surface and a rear surface and another state in which the surface and the rear surface are inverted. A first array including a plurality of pins and a second array including a plurality of pins are formed in the connector nearly in parallel, and both or one of a first pin included in the first array and a second pin included in the second array and positioned at a diagonal of the first pin is set for input use of an RF signal.

First claim

Opening claim text (preview).

The invention claimed is: 1. A receiver comprising: a connector into which a plug is reversibly insertable in a first orientation or a second orientation inverted from the first orientation; a plurality of pins attached to the connector, the pins comprising: a first array including a plurality of first pins, and a second array including a plurality of second pins arranged nearly in parallel to the first pins of the first array; and a pin determination circuit, wherein a subset of the first and second pins of the first and second arrays are configured as paired pins, one from each of the first and second arrays, such that signals transmitted via the first and second pins of the paired pins are not affected by whether the connector is connected to the plug in the first orientation or the second orientation, wherein at least two of the first pins of the first array are not paired with any of the second pins of the second array, and at least two of the second pins of the second array are not paired with any of the first pins of the first array, such that one or more signals transmitted via any of the at least two of the first pins and the at least two of the second pins is affected by whether the connector is connected to the plug in the first orientation or the second orientation, wherein the pin determination circuit determines whether the connector is connected to the plug in the first orientation or the second orientation based on a detection from any one or any combination of the at least two of the first pins and the at least two of the second pins, and specifies a function of any one or any combination of the at least two of the first pins and the at least two of the second pins based on a determination result, and wherein both or one of a first pin included in the first array and a second pin included in the second array and positioned diagonally relative to the first pin is set for transmission of an RF signal. 2. The receiver according to claim 1 , wherein the first pin and the second pin are ground terminals. 3. The receiver according to claim 1 , wherein in a case where both the first pin and the second pin are set for transmission of the RF signal, both the first pin and the second pin are connected to a ground via a high-frequency cutoff device having high impedance in a frequency band of the RF signal and are connected to an RF input terminal via a capacitor such that the RF signal is allowed to pass through. 4. The receiver according to claim 1 , wherein both the first pin and the second pin are set for input use of the RF signal, and the receiver further comprises: a switch configured to select the RF signal from one of the first pin and the second pin and to supply the RF signal to an RF input terminal. 5. The receiver according to claim 4 , wherein the RF signal is input to one of the first pin and the second pin, and a level of the RF signal supplied to the RF input terminal is detected and the switch is switched in accordance with a detection result. 6. The receiver according to claim 1 , wherein in a case where the RF signal is input to both the first pin and the second pin, the first pin and the second pin are connected in common and are set for transmission of the RF signal. 7. The receiver according to claim 1 , wherein in a case where the RF signal is input to both the first pin and the second pin, one of the first pin and the second pin is set for transmission of the RF signal and another of the first pin and the second pin is adjusted by an adjustment of a wiring length, an inductor, or a capacitor so as not to function as a stub. 8. The receiver according to claim 1 , wherein the plug is specified by a USB Type-C standard. 9. The receiver according to claim 8 , wherein an audio adapter accessory mode in which a CC pin and a VCONN pin are short-circuited and that is specified by the USB Type-C standard is used for input of the RF signal. 10. An RF signal supply apparatus comprising: a plug configured to be reversibly insertable into a connector in a first orientation or a second orientation inverted from the first orientation; a plurality of pins attached to the plug; and a cable that supplies an RF signal to the plug, wherein the pins comprise: a first array including a plurality of first pins, and a second array including a plurality of second pins arranged nearly in parallel to the first pins of the first array, wherein a subset of the first and second pins of the first and second arrays are configured as paired pins, one from each of the first and second arrays, such that signals transmitted via the first and second pins of the paired pins are not affected by whether the plug is connected to the connector in the first orientation or the second orientation, wherein at least two of the first pins of the first array are not paired with any of the second pins of the second array, and at least two of the second pins of the second array are not paired with any of the first pins of the first array, such that one or more signals transmitted via any of the at least two of the first pins and the at least two of the second pins is affected by whether the plug is connected to the connector in the first orientation or the second orientation, and wherein both or one of a first pin included in the first array and a second pin included in the array and positioned at a diagonal of the first pin is set for transmission of the RF signal. 11. The RF signal supply apparatus according to claim 10 , wherein the cable has a function of an antenna, and an output of the antenna is supplied as the RF signal to both or one of the first pin and the second pin. 12. The RF signal supply apparatus according to claim 10 , wherein the plug is specified by a USB Type-C standard. 13. The RF signal supply apparatus according to claim 10 , wherein a jack configured for headset connection use is connected to the cable. 14. The RF signal supply apparatus according to claim 10 , wherein an RF connector configured for RF signal transmission use is connected to the cable.

Assignees

Inventors

Classifications

  • on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title

  • Circuits · CPC title

  • Universal serial bus [USB] · CPC title

  • Contacts spaced along planar side wall transverse to longitudinal axis of engagement · CPC title

  • Electric supply lines or communication lines · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10841685B2 cover?
A receiver includes a connector into which a plug can be inserted in either of one state of a surface and a rear surface and another state in which the surface and the rear surface are inverted. A first array including a plurality of pins and a second array including a plurality of pins are formed in the connector nearly in parallel, and both or one of a first pin included in the first array an…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification G06F13/4282. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 17 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).