Parity puncturing device for fixed-length signaling information encoding, and parity puncturing method using same

US10812104B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10812104-B2
Application numberUS-201916353378-A
CountryUS
Kind codeB2
Filing dateMar 14, 2019
Priority dateFeb 27, 2015
Publication dateOct 20, 2020
Grant dateOct 20, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A parity puncturing apparatus and method for fixed length signaling information are disclosed. A parity puncturing apparatus according to an embodiment of the present invention includes memory configured to provide a parity bit string for parity puncturing for the parity bits of an LDPC codeword whose length is 16200 and whose code rate is 3/15, and a processor configured to puncture a number of bits corresponding to a final puncturing size from the rear side of the parity bit string.

First claim

Opening claim text (preview).

The invention claimed is: 1. A parity puncturing method, comprising: calculating a final puncturing size; puncturing a number of bits corresponding to the final puncturing size on a rear side of a parity bit string for parity puncturing for parity bits of an LDPC codeword whose length is 16200 and whose code rate is 3/15, wherein the final puncturing size is calculated using a temporary puncturing size, a number of transmission bits, and a temporary number of transmission bits; the number of transmission bits is calculated using the temporary number of transmission bits and a modulation order; the temporary number of transmission bits is calculated using a difference between a sum of a length of a BCH-encoded bit string and 12960, and the temporary puncturing size; and the temporary puncturing size is calculated using a first integer, multiplied by a difference between a length of an LDPC information bit string and the length of the BCH-encoded bit string, and a second integer different from the first integer, wherein the second integer is 9360, the modulation order is 2 that corresponds to the QPSK and the first integer is 0 so that the temporary puncturing size is calculated without considering the difference between the length of the LDPC information bit string and the length of the BCH-encoded bit string. 2. The parity puncturing method of claim 1 , wherein the LDPC codeword includes zero-padded fixed length signaling information as information bits. 3. The parity puncturing method of claim 1 , wherein the parity bit string is generated by segmenting the parity bits of the LDPC codeword into a plurality of groups and then group-wise interleaving the groups using an order of group-wise interleaving. 4. The parity puncturing method of claim 3 , wherein the order of group-wise interleaving corresponds to a sequence [20 23 25 32 38 41 18 9 10 11 31 24 14 15 26 40 33 19 28 34 16 39 27 30 21 44 43 35 42 36 12 13 29 22 37 17].

Assignees

Inventors

Classifications

  • DVB-T2 · CPC title

  • Rate compatible low-density parity check [LDPC] codes · CPC title

  • Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing · CPC title

  • QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2] · CPC title

  • H03M13/116Primary

    Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10812104B2 cover?
A parity puncturing apparatus and method for fixed length signaling information are disclosed. A parity puncturing apparatus according to an embodiment of the present invention includes memory configured to provide a parity bit string for parity puncturing for the parity bits of an LDPC codeword whose length is 16200 and whose code rate is 3/15, and a processor configured to puncture a number o…
Who is the assignee on this patent?
Electronics & Telecommunications Res Inst
What technology area does this patent fall under?
Primary CPC classification H03M13/2792. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 20 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).