Display panel and display device

US10790312B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10790312-B2
Application numberUS-201916352379-A
CountryUS
Kind codeB2
Filing dateMar 13, 2019
Priority dateMar 13, 2018
Publication dateSep 29, 2020
Grant dateSep 29, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel and a display device are provided. The display panel includes a base substrate, the base substrate includes a display region and a non-display region, the display region includes a main display region and a peripheral display region, and the peripheral display region includes an irregular display region; the non-display region includes a first region and a second region, the first region is adjacent to the irregular display region, and the second region is adjacent to other regions of the peripheral display region than the irregular display region; the display region includes at least one signal line, the non-display region includes at least one functional circuit and at least one wire, and the at least one functional circuit is coupled to the at least one signal line via the at least one wire.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel, comprising a base substrate, wherein the base substrate comprises a display region and a non-display region, the display region comprises a main display region and a peripheral display region, and the peripheral display region comprises an irregular display region; the non-display region comprises a first region and a second region, the first region is adjacent to the irregular display region, and the second region is adjacent to other regions of the peripheral display region than the irregular display region; the display region comprises at least one signal line, the non-display region comprises at least one functional circuit and at least one wire, and the at least one functional circuit is coupled to the at least one signal line via the at least one wire; wherein at least one of the at least one wire is at the first region of the non-display region; the at least one functional circuit comprises a plurality of first functional circuits and a plurality of second functional circuits, the at least one wire comprises a plurality of first wires and a plurality of second wires, and the at least one signal line comprises a plurality of first signal lines and a plurality of second signal lines; the plurality of first functional circuits are coupled to the plurality of first signal lines respectively via the plurality of first wires, and the plurality of second functional circuits are coupled to the plurality of second signal lines respectively via the plurality of second wires; the second region comprises a first sub-region and a second sub-region; the plurality of first functional circuits comprise a plurality of first sub functional circuits at the first region, and first wires coupled to the plurality of first sub functional circuits are at the first region; the plurality of second functional circuits comprise a plurality of second sub functional circuits at the first region, and second wires coupled to the plurality of second sub functional circuits are at the first region; the plurality of first sub functional circuits and the plurality of second sub functional circuits are alternately arranged. 2. The display panel according to claim 1 , wherein the plurality of first functional circuits and the plurality of second functional circuits are arranged respectively at the first sub-region and the second sub-region, and at least one of the plurality of first wires or at least one of the plurality of second wires is arranged at the first region. 3. The display panel according to claim 2 , wherein at least one of the plurality of first wires is arranged at the first region, at least one first wire at the first region has a first length, a first wire other than the at least one first wire at the first region has a third length, and the first length is greater than the third length. 4. The display panel according to claim 3 , wherein at least one of the plurality of second wires is arranged at the first region, at least one second wire at the first region has a second length, a second wire other than the at least one second wire at the first region has a fourth length, and the second length is greater than the fourth length. 5. The display panel according to claim 1 , wherein the plurality of first functional circuits comprise a first sub functional circuit at the first region, a first wire coupled to the first sub functional circuit is at the first region, the plurality of second functional circuits are at the second region, and at least one of the plurality of second wires is at the first region. 6. The display panel according to claim 5 , wherein the plurality of first functional circuits further comprise a third sub functional circuit at the first sub-region, a first wire coupled to the first sub functional circuit has a first length, a first wire coupled to the third sub functional circuit has a third length, and the first length is greater than the third length. 7. The display panel according to claim 6 , wherein at least one second wire at the first region has a second length, a second wire other than the at least one second wire at the first region has a fourth length, and the second length is greater than the fourth length. 8. The display panel according to claim 1 , wherein the plurality of first functional circuits further comprise a third sub functional circuit at the first sub-region, first wires coupled to the first sub functional circuits each has a first length, a first wire coupled to the third sub functional circuit has a third length, and the first length is greater than the third length. 9. The display panel according to claim 8 , wherein the plurality of second functional circuits further comprise a fourth sub functional circuit at the second sub-region, second wires coupled to the second sub functional circuits each has a second length, a second wire coupled to the fourth sub functional circuit has a fourth length, and the second length is greater than the fourth length. 10. The display panel according to claim 1 , wherein the plurality of second functional circuits comprise a second sub functional circuit at the first region, a second wire coupled to the second sub functional circuit is at the first region, the plurality of first functional circuits are at the second region, and at least one of the plurality of first wires is at the first region. 11. The display panel according to claim 10 , wherein the plurality of second functional circuits further comprise a fourth sub functional circuit at the second sub-region, a second wire coupled to the second sub functional circuit has a second length, a second wire coupled to the fourth sub functional circuit has a fourth length, and the second length is greater than the fourth length. 12. The display panel according to claim 11 , wherein at least one first wire at the first region has a first length, a first wire other than the at least one first wire at the first region has a third length, and the first length is greater than the third length. 13. The display panel according to claim 1 , wherein the plurality of first functional circuits are gate driving circuits, and the plurality of first signal lines are gate lines; the plurality of second functional circuits are data driving circuits, and the plurality of second signal lines are data lines. 14. A display device comprising the display panel according to claim 1 .

Assignees

Inventors

Classifications

  • characterised by materials, geometry or structure of the substrates · CPC title

  • H10D86/441Primary

    Interconnections, e.g. scanning lines · CPC title

  • H10D86/60Primary

    wherein the TFTs are in active matrices · CPC title

  • Conductors connecting driver circuitry and terminals of panels · CPC title

  • G09F9/00Primary

    Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements (in which the variable information is permanently attached to a movable support G09F11/00; abacus G06C1/00; slide-rules G06G1/00) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10790312B2 cover?
A display panel and a display device are provided. The display panel includes a base substrate, the base substrate includes a display region and a non-display region, the display region includes a main display region and a peripheral display region, and the peripheral display region includes an irregular display region; the non-display region includes a first region and a second region, the fir…
Who is the assignee on this patent?
Ordos Yuansheng Optoelectronics Co Ltd, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10D86/441. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 29 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).