Shorting pattern between pads of a camera module

US10779403B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10779403-B2
Application numberUS-201816136315-A
CountryUS
Kind codeB2
Filing dateSep 20, 2018
Priority dateSep 20, 2018
Publication dateSep 15, 2020
Grant dateSep 15, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus includes a substrate, a first conductive pad and a second conductive pad, both disposed on the substrate, an electrically conductive trace, and a fusible alloy layer. The electrically conductive trace is laid out between the first and second pads, and is configured to conduct electrical current between the first and second pads, and has a serpentine pattern having multiple bends. The fusible alloy layer is disposed on the first pad and over a portion of the trace including no more than a predefined number of the bends.

First claim

Opening claim text (preview).

The invention claimed is: 1. Apparatus, comprising: a substrate; a first conductive pad and a second conductive pad, both disposed on the substrate; an electrically conductive trace having a serpentine pattern comprising at least first and second bends, wherein the serpentine pattern is laid out within a margin area located between a first edge of the first pad and a second edge of the second pad, such that a first end of the serpentine pattern ends at the first conductive pad, and a second end of the serpentine pattern ends at the second conductive pad; and a fusible alloy layer, which is disposed on the first pad and over the first bend of the serpentine pattern, wherein the serpentine pattern is shaped to prevent the fusible alloy from reaching the second bend and the second pad. 2. The apparatus according to claim 1 , wherein the fusible alloy is configured to maintain physical contact with a surface of the electrically conductive trace and is further configured not to maintain contact with material located between the at least first and second bends. 3. The apparatus according to claim 2 , wherein the material comprises a surface of the substrate. 4. The apparatus according to claim 1 , wherein the fusible alloy is configured to retain a portion thereof on the first pad. 5. The apparatus according to claim 1 , wherein the fusible alloy comprises a braze alloy. 6. The apparatus according to claim 1 , wherein the fusible alloy comprises a solder alloy. 7. The apparatus according to claim 1 , wherein the first conductive pad surrounds the second conductive pad. 8. The apparatus according to claim 1 , wherein the first and second edges are facing one another. 9. The apparatus according to claim 1 , wherein the first and second edges are not facing one another. 10. The apparatus according to claim 1 , wherein the fusible alloy layer is configured to flow between the first pad and the electrically conductive trace. 11. The apparatus according to claim 1 , and comprising a device coupled to the second pad. 12. The apparatus according to claim 11 , wherein the device comprises a high-power vertical-cavity surface-emitting laser (VCSEL). 13. The apparatus according to claim 11 , wherein the device comprises an image sensor. 14. A camera module, comprising: an optoelectronic assembly, comprising: a substrate; a first conductive pad and a second conductive pad, both disposed on the substrate; an electrically conductive trace having a serpentine pattern comprising at least first and second bends, wherein the serpentine pattern is laid out within a margin area located between a first edge of the first pad and a second edge of the second pad, such that a first end of the serpentine pattern ends at the first conductive pad, and a second end of the serpentine pattern ends at the second conductive pad; a fusible alloy layer, which is disposed on the first pad and over the first bend of the serpentine pattern, wherein the serpentine pattern is shaped to prevent the fusible alloy from reaching the second bend and the second pad; and optics assembly, which comprises an optical path, and which is configured to transfer the optical signals to or from the device.

Assignees

Inventors

Classifications

  • Constructional details · CPC title

  • H05K1/0296Primary

    Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295 (H05K1/11 takes precedence; lay-out adapted to mounted component configuration H05K1/18) · CPC title

  • Mechanical or electrical details of cameras or camera modules specially adapted for being embedded in other devices · CPC title

  • Manufacturing or production processes characterised by the final manufactured product · CPC title

  • Sensor · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10779403B2 cover?
An apparatus includes a substrate, a first conductive pad and a second conductive pad, both disposed on the substrate, an electrically conductive trace, and a fusible alloy layer. The electrically conductive trace is laid out between the first and second pads, and is configured to conduct electrical current between the first and second pads, and has a serpentine pattern having multiple bends. T…
Who is the assignee on this patent?
Apple Inc
What technology area does this patent fall under?
Primary CPC classification H05K1/0296. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 15 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).