Source driver and a display driver integrated circuit

US10770022B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10770022-B2
Application numberUS-201916288166-A
CountryUS
Kind codeB2
Filing dateFeb 28, 2019
Priority dateMay 4, 2018
Publication dateSep 8, 2020
Grant dateSep 8, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A source driver including: a first source line; a second source line; a charge sharing switch which controls a connection between the first source line and the second source line; a first cross charge sharing switch which controls a connection between a first capacitor and the first source line, and a connection between a second capacitor and the second source line; and a second cross charge sharing switch which controls a connection between the first capacitor and the second source line, and a connection between the second capacitor and the first source line.

First claim

Opening claim text (preview).

What is claimed is: 1. A source driver, comprising: a first source line connected to a first terminal; a second source line connected to a second terminal; a charge sharing switch which controls a connection between the first source line and the second source line; a first cross charge sharing switch which controls a connection between a first capacitor and the first source line, and a connection between a second capacitor and the second source line, wherein a first cross charge sharing line is connected to a first end of the first cross charge sharing switch, a second end of the first cross charge sharing switch is connected to the first source line, and the first capacitor is connected to the first cross charge sharing line though a third terminal; and a second cross charge sharing switch which controls a connection between the first capacitor and the second source line, and a connection between the second capacitor and the first source line. 2. The source driver of claim 1 , wherein, while the first cross charge sharing switch is turned on, the charge sharing switch and the second cross charge sharing switch are turned off, and while the second cross charge sharing switch is turned on, the charge sharing switch and the first cross charge sharing switch, are turned off. 3. The source driver of claim 2 , wherein, when the first cross charge sharing switch is turned on, a part of a charge of the first source line is provided to the first capacitor, and a charge stored in the second capacitor is provided to the second source line. 4. The source driver of claim 2 , wherein, when the second cross charge sharing switch is turned on, a charge stored in the first capacitor is provided to the second source line, and a part of a charge of the first source line is provided to the second capacitor. 5. The source driver of claim 1 , wherein, while the charge sharing switch is turned on, the first cross charge sharing switch and the second cross charge sharing switch are turned off, and charges of the first source line and the second source line are shared with each other. 6. The source driver of claim 1 , further comprising: an output switch which controls a connection between the first source line and a first buffer, and a connection between the second source line and a second buffer, wherein, while the output switch is turned off, one of the first cross charge sharing switch and the second cross charge sharing switch is first turned on, the charge sharing switch is second turned on, and the other one of the first cross charge sharing switch and the second cross charge sharing switch is third turned on. 7. The source driver of claim 6 , wherein a sequence of turning-on the first cross charge sharing switch and the second cross charge sharing switch depends on a polarity signal. 8. A display driver integrated circuit (IC), comprising: a source driver which drives a data line of a display panel; a gate driver which drives a gate line of the display panel; and a controller which controls the source driver and the gate driver, wherein the source driver includes a first capacitor, a second capacitor and a channel buffer, and the channel buffer includes: a first source line; a second source line; a charge sharing switch which controls a connection between the first source line and the second source line; a first cross charge sharing switch which controls a connection between the first capacitor and the first source line, and a connection between the second capacitor and the second source line, wherein the first capacitor is connected to a first cross charge sharing line through a first terminal and the second capacitor is connected to a second cross charge sharing line through a second terminal; and a second cross charge sharing switch which controls a connection between the first capacitor and the second source line, and a connection between the second capacitor and the first source line. 9. The display driver IC of claim 8 , wherein, while the first cross charge sharing switch is turned on, the charge sharing switch and the second cross charge sharing switch are turned off, and while the second cross charge sharing switch is turned on, the charge sharing switch and the first cross charge sharing switch are turned off. 10. The display driver C of claim 9 , wherein, when the first cross charge sharing switch is turned on, a part of a charge of the first source line is provided to the first capacitor, and a charge stored in the second capacitor is provided to the second source line. 11. The display driver IC of claim 9 , wherein, when the second cross charge sharing switch is turned on, a charge stored in the first capacitor is provided to the second source line, and a part of a charge of the first source line is provided to the second capacitor. 12. The display driver IC of claim 8 , wherein the channel buffer includes a first buffer, a second buffer, and an output switch, the output switch controlling a connection between the first source line and the first buffer and a connection between the second source line and the second buffer, wherein, while the output switch is turned off, one of the first cross charge sharing switch and the second cross charge sharing switch is first turned on, the charge sharing switch is second turned on, and the other one of the first cross charge sharing switch and the second cross charge sharing switch is third turned on. 13. The display driver 1 C of claim 12 , wherein a sequence of turning-on the first cross charge sharing switch and the second cross charge sharing switch depends on a polarity signal. 14. A source driver, comprising: a first source line connected to a first terminal, a second source line connected to a second terminal, a third source line connected to a third terminal and a fourth source line connected to a fourth terminal; a plurality of charge sharing switches which control connections of the first source line, the second source line, the third source line and the fourth source line to each other; a plurality of first cross charge sharing switches which control connections between a first capacitor, the first source line and the third source line, and connections bet wen a second capacitor, the second source line and the fourth source line, wherein the first capacitor is connected to a first cross charge sharing line through a fifth terminal and the second capacitor is connected to a second cross charge sharing line through a sixth terminal; and a plurality of second cross charge sharing switches which control connections between the first capacitor, the second source line and the fourth source line, and connections between the second capacitor, the first source line and the third source line. 15. The source driver of claim 14 , wherein, while the plurality of first cross charge sharing switches are turned on, the plurality of charge sharing switches and the plurality of second cross, charge sharing switches are turned off, and while the plurality of second cross charge sharing switches are turned on, the plurality of charge sharing switches and the plurality of first cross charge sharing switches are turned off. 16. The source driver of claim 15 , wherein, when the plurality of first cross charge sharing switches are turned on, a part of a charge of the first source line and the third source line is provided to the first capacitor, and a charge stored in the second capacitor is provided to the second source line and the fourth source line. 17. The source driver of claim 15 ,

Assignees

Inventors

Classifications

  • Power management, e.g. power saving · CPC title

  • G09G3/3688Primary

    suitable for active matrices only · CPC title

  • G09G3/3677Primary

    suitable for active matrices only · CPC title

  • Temperature compensation · CPC title

  • Generation of voltages supplied to electrode drivers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10770022B2 cover?
A source driver including: a first source line; a second source line; a charge sharing switch which controls a connection between the first source line and the second source line; a first cross charge sharing switch which controls a connection between a first capacitor and the first source line, and a connection between a second capacitor and the second source line; and a second cross charge sh…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3688. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 08 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).