Circuit Device, Vibration Device, Electronic Apparatus, And Vehicle
US-2019207621-A1 · Jul 4, 2019 · US
US10756752B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10756752-B2 |
| Application number | US-201816227494-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 20, 2018 |
| Priority date | Dec 28, 2017 |
| Publication date | Aug 25, 2020 |
| Grant date | Aug 25, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A circuit device includes a selector to which first to n-th voltages are input, an A/D converter circuit to which output voltages of the selector are input as input voltages, and first to n-th quantization error hold circuits that hold charges corresponding to quantization errors in A/D conversion of the first to n-th voltages. The A/D converter circuit performs A/D conversion of an input voltage by a successive approximation operation using a charge redistribution type D/A converter circuit and performs k-th A/D conversion on an i-th voltage by using a charge held in an i-th quantization error hold circuit in (k−1)th A/D conversion of the i-th voltage to output A/D conversion result data DOUT in which the quantization error is noise-shaped.
Opening claim text (preview).
What is claimed is: 1. A circuit device comprising: a selector that receives first to n-th voltages, n being an integer of 2 or more; an A/D converter circuit that includes a charge redistribution type D/A converter circuit and receives an output voltage of the selector as an input voltage to perform A/D conversion of the input voltage by a successive approximation operation using the D/A converter circuit; and first to n-th quantization error hold circuits that hold charges corresponding to quantization errors in the A/D conversion of the first to n-th voltages, wherein the A/D converter circuit uses a charge held in an i-th quantization error hold circuit as a charge corresponding to a quantization error in (k−1)th A/D conversion of an i-th voltage to perform k-th A/D conversion on the i-th voltage, and outputs A/D conversion result data in which the quantization error is noise-shaped, wherein k is an integer of 2 or more and i is an integer from 1 to n. 2. The circuit device according to claim 1 , wherein the A/D converter circuit includes an adder circuit that outputs a voltage obtained by subtracting a voltage corresponding to the charges held in the i-th quantization error hold circuit from a voltage corresponding to the input voltage, the D/A converter circuit outputs a differential voltage between the output voltage of the adder circuit and the D/A converted voltage of successive approximation data, and the i-th quantization error hold circuit holds a charge corresponding to the differential voltage after the successive approximation operation for the i-th voltage is completed. 3. The circuit device according to claim 2 , wherein the A/D converter circuit includes a comparator circuit that makes a comparison determination between the output voltage of the adder circuit and the D/A converted voltage of the successive approximation data based on the differential voltage from the D/A converter circuit, and a control circuit that updates the successive approximation data based on the comparison result by the comparator circuit to output the successive approximation data to the D/A converter circuit. 4. The circuit device according to claim 2 , wherein the D/A converter circuit is a differential D/A converter circuit including a capacitor array circuit on a positive electrode side and a capacitor array circuit on a negative electrode side, the adder circuit includes a fully differential operational amplifier, a feedback capacitor on the positive electrode side that is provided between an inverting output node and a non-inverting input node of the operational amplifier, and a feedback capacitor on the negative electrode side that is provided between a non-inverting output node and an inverting input node of the operational amplifier, the i-th quantization error hold circuit includes a hold circuit on the positive electrode side and a hold circuit on the negative electrode side, the hold circuit on the positive electrode side includes a hold capacitor on the positive electrode side, a first switch on the positive electrode side that connects one end of the hold capacitor on the positive electrode side to any one of a sampling node of the capacitor array on the positive electrode side and a node of a common voltage, and a second switch on the positive electrode side that connects the other end of the hold capacitor on the positive electrode side to any one of the node of the common voltage and the inverting input node, and the hold circuit on the negative electrode side includes a hold capacitor on the negative electrode side, a first switch on the negative electrode side that connects one end of the hold capacitor on the negative electrode side to any one of a sampling node of the capacitor array on the negative electrode side and the node of the common voltage, and a second switch on the negative electrode side that connects the other end of the hold capacitor on the negative electrode side to any one of the node of the common voltage and the non-inverting input node. 5. The circuit device according to claim 2 , wherein the adder circuit includes a fully differential operational amplifier, a chopping modulation circuit that performs chopping modulation on voltages input to a non-inverting input node and an inverting input node of the operational amplifier, and a chopping demodulation circuit that performs chopping demodulation on voltages output from the inverting output node and the non-inverting output node of the operational amplifier. 6. The circuit device according to claim 1 , further comprising: a processing circuit that outputs frequency control data based on the A/D conversion result data corresponding to the input voltage which is a temperature detection voltage; and an oscillation signal generator circuit that generates an oscillation signal of an oscillation frequency corresponding to the frequency control data by using a vibrator. 7. The circuit device according to claim 1 , wherein first to m-th temperature detection voltages from first to m-th temperature sensors (m is an integer from 1 to n) are input to the selector as first to m-th voltages of the first to n-th voltages. 8. A vibration device comprising: the circuit device according to claim 1 ; and a vibrator that is connected to the circuit device. 9. The vibration device according to 8 , further comprising: first to m-th temperature sensors (m is an integer of 1 to n), wherein first to m-th temperature detection voltages from the first to m-th temperature sensors are input to the selector as first to m-th voltages of the first to n-th voltages. 10. An electronic apparatus comprising: the circuit device according to claim 1 . 11. A vehicle comprising: the circuit device according to claim 1 .
the quantiser being a successive approximation type analogue/digital converter · CPC title
using time-division multiplexing · CPC title
the FBC comprising one or more capacitors, not being switched capacitors, and being coupled between the LC and the IC · CPC title
using IC blocks as the active amplifying circuit · CPC title
with charge redistribution · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.