System and method for time stamp synchronization

US10719100B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10719100-B2
Application numberUS-201816012236-A
CountryUS
Kind codeB2
Filing dateJun 19, 2018
Priority dateNov 21, 2017
Publication dateJul 21, 2020
Grant dateJul 21, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A system and method for time stamp synchronization are disclosed. In one embodiment, first and second devices are provided. The second device receives a first time stamp of the first device, wherein the first time stamp was generated in response to a time stamp synchronization event common to the first and second devices; generates a second time stamp of the second device in response to the time stamp synchronization event, wherein the first and second time stamps are in different time domains; and correlates the first and second time stamps, wherein correlating the first and second time stamps provide a relationship between the time domains because the first and second time stamps were both generated with respect to the same time stamp synchronization event common to the first and second devices.

First claim

Opening claim text (preview).

What is claimed is: 1. A host comprising: at least one interface through which to communicate with a first computing device comprising a first clock operating in a first time domain and a second computing device comprising a second clock operating in a second time domain; and a processor configured to: store, in each of first and second log entries, a common time stamp generated by a third clock operating in a third time domain; send the first log entry to the first computing device, wherein the first computing device is configured to store a first additional time stamp in the first log entry and send the first log entry to a database external to the first and second computing devices; and send the second log entry to the second computing device, wherein the second computing device is configured to store a second additional time stamp in the second log entry and send the second log entry to the database external to the first and second computing devices; wherein: the first, second, and third clocks are synchronized by a time server, but wherein a skew among at least two of the first, second, and third clocks nevertheless exists; and analysis of the first and second log entries by the host, first computing device, or second computing device provides an indication of the skew between the at least two of the first, second, and third clocks. 2. The host of claim 1 , further comprising a storage system; wherein one of the first and second log entries is a log from the storage system. 3. The host of claim 2 , wherein the storage system comprises a three-dimensional memory. 4. The host of claim 1 , wherein at least one of the log entries comprises a kernel (kmsg) log entry and a logcat log entry. 5. The host of claim 1 , wherein storing the common time stamp in each of the first and second log entries is performed as a simultaneous operation. 6. A method for stamp synchronization, the method comprising: performing the following in a host, wherein the host is part of a system comprising a first device and a second device, wherein each of the host and first and second devices comprises a respective clock operating in a respective time domain: providing a common time stamp to first and second log entries using a clock in the host; and sending the first and second log entries from the host to the first and second devices, respectively, wherein the first and second devices provide their own time stamp to the log entries, whereby the first and second log entries have two time stamps: the common time stamp provided by the host and a time stamp provided by one of the devices and wherein the first and second devices are configured to send the first and second log entries to a database external to the first and second devices; wherein: the clocks of the host and first and second devices are synchronized by a time server, but wherein a skew among at least two of the clocks nevertheless exists; and analysis of the first and second log entries by the host, first device, or second device provides an indication of the skew between the at least two of the clocks. 7. The method of claim 6 , wherein: the host comprises a storage system; and one of the first and second log entries is from a log in the storage system. 8. The method of claim 7 , wherein the storage system comprises a three-dimensional memory. 9. The method of claim 6 , wherein at least one of the log entries comprises a kernel (kmsg) log entry and a logcat log entry. 10. The method of claim 6 , wherein providing the common time stamp is a simultaneous operation. 11. A host comprising: at least one interface through which to communicate with a first computing device comprising a first clock operating in a first time domain and a second computing device comprising a second clock operating in a second time domain; means for storing, in each of first and second log entries, a common time stamp generated by a third clock operating in a third time domain; means for sending the first log entry to the first computing device, wherein the first computing device is configured to store a first additional time stamp in the first log entry and send the first log entry to a database external to the first and second computing devices; and means for sending the second log entry to the second computing device, wherein the second computing device is configured to store a second additional time stamp in the second log entry and send the second log entry to the database external to the first and second computing devices; wherein: the first, second, and third clocks are synchronized by a time server, but wherein a skew among at least two of the first, second, and third clocks nevertheless exists; and analysis of the first and second log entries by the host, first computing device, or second computing device provides an indication of the skew between the at least two of the first, second, and third clocks. 12. The host of claim 11 , further comprising a storage system, and wherein one of the first and second log entries is a log from the storage system. 13. The host of claim 12 , wherein the storage system comprises a three dimensional memory. 14. The host of claim 11 , wherein at least one of the log entries comprises a kernel (kmsg) log and a logcat log. 15. The host of claim 11 , wherein storing the common time stamp is performed as a simultaneous operation.

Assignees

Inventors

Classifications

  • G06F1/14Primary

    Time supervision arrangements, e.g. real time clock · CPC title

  • G06F1/12Primary

    Synchronisation of different clock signals {provided by a plurality of clock generators} · CPC title

  • Speed or phase control by the received code signals, the signals containing no special synchronisation information {(H04L7/0075 takes precedence)} · CPC title

  • Event-based monitoring · CPC title

  • where the reporting involves data filtering, e.g. pattern matching, time or event triggered, adaptive or policy-based reporting · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10719100B2 cover?
A system and method for time stamp synchronization are disclosed. In one embodiment, first and second devices are provided. The second device receives a first time stamp of the first device, wherein the first time stamp was generated in response to a time stamp synchronization event common to the first and second devices; generates a second time stamp of the second device in response to the tim…
Who is the assignee on this patent?
Western Digital Tech Inc
What technology area does this patent fall under?
Primary CPC classification G06F1/14. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 21 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).