Link power savings with state retention

Patent metadata

Field	Value
Publication number	US-10712809-B2
Application number	US-201916241796-A
Country	US
Kind code	B2
Filing date	Jan 7, 2019
Priority date	Jun 30, 2009
Publication date	Jul 14, 2020
Grant date	Jul 14, 2020

Abstract

Methods and apparatus relating to link power savings with state retention are described. In one embodiment, one or more components of two agents coupled via a serial link are turned off during idle periods while retaining link state in each agent. Other embodiments are also disclosed.

First claim

The invention claimed is:

1. An apparatus comprising:
a processor comprising:
an interface to couple to a physical point-to-point link, and the processor is to use the link to communicate with a memory component; and
a protocol engine comprising physical layer circuitry and protocol layer logic, wherein the protocol layer logic is to prepare data packets for transmission on the link, and the physical layer circuitry is to receive a particular signal from the protocol layer logic to direct the physical layer circuitry to initiate a transition of the link to a low-power link state;

wherein the interface is to:
transmit an in-band signal on the link to identify that the link is to enter the low-power link state based on the particular signal;
receive an acknowledgment to the in-band signal on the link; and
enter the low-power link state based on the acknowledgement, wherein transmission and receipt of data packets on the link are disabled in the low-power link state, and configuration of the link is preserved in memory during the low-power state.

2. The apparatus of claim 1 , wherein the in-band signal comprises a packet comprising data to identify that the link is to enter the low-power link state.

3. The apparatus of claim 1 , wherein the link is compliant with a coherent protocol.

4. The apparatus of claim 2 , wherein the in-band signal comprises a cyclic redundancy check (CRC) code.

5. The apparatus of claim 1 , wherein the configuration of the link is stored in a register.

6. A method comprising:
receiving, at physical layer circuitry of a device, a particular signal from protocol architecture of the device, wherein the particular signal directs the physical layer circuitry to initiate transition of a link to a low-power link state;
sending an in-band packet over a link to another device based on the particular signal, wherein the packet requests that the link transition to the low-power link state, and the link is a physical point-to-point link;
receiving an in-band acknowledgement message from the other device over the link;
entering the low-power link state based on the acknowledgement message; and
storing data in configuration data structures associated with the link to preserve configuration of the link during the low-power link state.

7. The method of claim 6 , wherein the in-band packet comprises a cyclic redundancy check (CRC) code.

8. The method of claim 6 , wherein the device comprises a processor device.

9. The method of claim 8 , wherein the other device comprises a memory component.

10. The method of claim 6 , wherein the link comprises a link compliant with a coherent interconnect protocol.

11. An apparatus comprising:
hardware circuitry to perform computing functions;
an interface to couple to a physical point-to-point link, wherein the link is compliant with a particular interconnect protocol and couples the apparatus to another computing device, wherein the interface comprises protocol circuitry to:
receive an in-band signal on the link from the other device to identify that the link is to enter a low-power link state, wherein the in-band signal comprises a cyclic redundancy check (CRC) code;
send, to the other device, an in-band acknowledgment to the in-band signal on the link; and
cause the link to enter the low-power link state, wherein transmission and receipt of data packets on the link are disabled in the low-power link state, and configuration of the link is preserved in memory during the low-power state.

12. The apparatus of claim 11 , further comprising a hardware accelerator comprising the hardware circuitry and the interface.

13. A system comprising:
a first device; and
a second device to couple to the first device by a point-to-point link, wherein the second device comprises:
physical layer circuitry to implement a physical layer of the link; and
protocol circuitry to prepare data packets for transmission on the link;

wherein the physical layer circuitry is to receive a particular signal from the protocol circuitry to direct the physical layer circuitry to initiate transition of the link to a low-power link state;
wherein the second device is to:
send an in-band signal on the link to the first device to identify that the link is to enter a low-power link state, wherein the in-band signal comprises a cyclic redundancy check (CRC) code;
receive an in-band acknowledgment from the first device to the in-band signal on the link; and
cause the link to enter the low-power link state, wherein signaling is disabled in the low-power link state, and configuration of the link is preserved during the low-power state.

14. The system of claim 13 , wherein the second device comprises a processor.

15. The system of claim 14 , wherein the first device comprises a memory component.

16. The system of claim 14 , wherein the first device comprises an accelerator.

17. The system of claim 14 , wherein the first device comprises one of a graphics device or a system on chip (SoC).

18. The system of claim 13 , wherein the in-band signal comprises a packet comprising data to identify that the link is enter the low-power link state.

19. The system of claim 13 , wherein the link comprises a cache coherent link.

20. The system of claim 13 , wherein an expected latency is defined for the transition to the low-power link state based on attributes of at least one of the first device or the second device.

Assignees

• Intel Corp

Inventors

• Cherukuri Naveen
• Wilcox Jeffrey
• Iyer Venkatraman
• Bilgin Selim
• Dunning David S
• Frodsham Robin Tim
• Schoenborn Theodore Z
• Dabral Sanjay

Classifications

• H04W52/0229 Primary

  where the received signal is a wanted signal · CPC title

• Y02D30/70

  in wireless communication networks · CPC title

• H04W52/0219

  where the power saving management affects multiple terminals · CPC title

• G06F1/3287 Primary

  by switching off individual functional units in the computer system · CPC title

• G06F1/3296

  by lowering the supply or operating voltage · CPC title