Semiconductor memory device having a phase change material

US10700272B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10700272-B2
Application numberUS-201816117718-A
CountryUS
Kind codeB2
Filing dateAug 30, 2018
Priority dateFeb 27, 2018
Publication dateJun 30, 2020
Grant dateJun 30, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

According to one embodiment, the semiconductor memory device includes a first electrode, a first material layer, including a first material, located on the first electrode, a second material, surrounded by the first material of the first material layer, including a phase change material, and a second electrode provided on the first material.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor memory device, comprising: a first electrode; a first layer provided on the first electrode, the first layer including a first material and a plurality of particles of a second material that are arranged in the first material, at least one of the particles of the second material being separated from any other of the particles and entirely surrounded by the first material, the second material containing a phase change material; and a second electrode provided on the first layer. 2. The semiconductor memory device according to claim 1 , wherein the second material, upon joule heating thereof, undergoes a phase transition between a first state having a first resistivity and a second state having a second resistivity lower than the first resistivity, and an electrical resistivity of the first material is higher than the first and second resistivities of the second material. 3. The semiconductor memory device according to claim 1 , wherein a melting point of the first material is higher than a melting point of the second material. 4. The semiconductor memory device according to claim 1 , wherein a thermal conductivity of the first material is lower than a thermal conductivity of the second material. 5. The semiconductor memory device according to claim 1 , wherein the first material contains oxygen or nitrogen. 6. The semiconductor memory device according to claim 1 , wherein the first material contains a first element, the second material contains a second element, and a free energy of formation of oxides or nitrides of the first element is smaller than a free energy of formation of oxides or nitrides of the second element. 7. The semiconductor memory device according to claim 6 , wherein the second material contains tellurium as the second element. 8. The semiconductor memory device according to claim 6 , wherein the first material contains at least one of germanium, silicon, aluminum, cobalt, titanium, tantalum, hafnium, zirconium, and yttrium as the first element. 9. A semiconductor memory device comprising: a first electrode; a first layer provided over the first electrode, the first layer including a first material and a plurality of particles of a second material that are arranged in the first material, the first material containing a first element, the second material containing a second element different from the first element; and a second electrode provided on top of the first layer, wherein a free energy of formation of oxides or nitrides of the first element is smaller than a free energy of formation of oxide or nitrides of the second element. 10. The semiconductor memory device according to claim 9 , wherein the second material, upon joule heating thereof, undergoes a phase transition between a first state having a first resistivity and a second state having a second resistivity lower than the first resistivity, and an electrical resistivity of the first material is higher than the first and second resistivities of the second material. 11. The semiconductor memory device according to claim 9 , wherein a melting point of the first material is higher than a melting point of the second material. 12. The semiconductor memory device according to claim 9 , wherein a thermal conductivity of the first material is lower than a thermal conductivity of the second material. 13. The semiconductor memory device according to claim 9 , wherein the first material contains oxygen or nitrogen. 14. The semiconductor memory device according to claim 9 , wherein the second element comprises tellurium. 15. The semiconductor memory device according to claim 9 , wherein the first element comprises at least one of germanium, silicon, aluminum, cobalt, titanium, tantalum, hafnium, zirconium, and yttrium.

Assignees

Inventors

Classifications

  • Switching materials · CPC title

  • Formation of switching materials, e.g. deposition of layers · CPC title

  • adapted for essentially vertical current flow, e.g. sandwich or pillar type devices · CPC title

  • H10N70/231Primary

    based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect · CPC title

  • Tellurides, e.g. GeSbTe · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10700272B2 cover?
According to one embodiment, the semiconductor memory device includes a first electrode, a first material layer, including a first material, located on the first electrode, a second material, surrounded by the first material of the first material layer, including a phase change material, and a second electrode provided on the first material.
Who is the assignee on this patent?
Toshiba Memory Corp
What technology area does this patent fall under?
Primary CPC classification H10N70/231. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 30 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).