Methods and apparatus to validate translated guest code in a dynamic binary translator
US-9223553-B2 · Dec 29, 2015 · US
Optimizing just-in-time compilation in a network of nodes
US10698708B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10698708-B2 |
| Application number | US-84912210-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 3, 2010 |
| Priority date | Aug 4, 2009 |
| Publication date | Jun 30, 2020 |
| Grant date | Jun 30, 2020 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A bytecode construction, a method, and a system for optimizing just in time compilation. The bytecode includes several regions wherein a region is a logical sequence of one or more bytecode blocks and the bytecode is annotated with region hints embedded therein. The region hints have a bytecode structure and are designed for instructing a just-in-time, or JIT, runtime environment for JIT compilation of the regions by JIT compilers implemented at nodes of a network. A method and a system for implementing the bytecode construction are also presented.
First claim
Opening claim text (preview).
We claim: 1. A system architecture for maximizing performance of a network of interconnected computing nodes, comprising: a non-transitory computer-readable storage medium operatively coupled to and communicating with a processor device, the processor device being configured for: constructing a bytecode configured to maximize performance of wireless sensors in the network of interconnected computing nodes, the bytecode comprising: at least one region which is a logical sequence…
Assignees
Inventors
Classifications
- G06F9/4552Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US10698708B2 cover?
- A bytecode construction, a method, and a system for optimizing just in time compilation. The bytecode includes several regions wherein a region is a logical sequence of one or more bytecode blocks and the bytecode is annotated with region hints embedded therein. The region hints have a bytecode structure and are designed for instructing a just-in-time, or JIT, runtime environment for JIT compil…
- Who is the assignee on this patent?
- Kramp Thorsten, Visegrady Tamas, IBM
- What technology area does this patent fall under?
- Primary CPC classification G06F9/4552. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jun 30 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).