Method and Apparatus for Implementing Acceleration Processing on VNF
US-2017039089-A1 · Feb 9, 2017 · US
US10698699B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10698699-B2 |
| Application number | US-201816025569-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 2, 2018 |
| Priority date | Dec 31, 2015 |
| Publication date | Jun 30, 2020 |
| Grant date | Jun 30, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for configuring an accelerator, applied to a server including at least one bare accelerator. The at least one bare accelerator is an accelerator that is generated after a basic logic function is loaded for accelerator hardware, and the basic logic function includes a communications interface function and a loading function. The method includes determining, by the server, a target service type and a target bare accelerator, determining, by the server, a service logic function corresponding to the target service type, and loading, by the server, the service logic function corresponding to the target service type for the target bare accelerator to generate a target service accelerator, where the target service accelerator is capable of providing an acceleration service for a service of the target service type.
Opening claim text (preview).
What is claimed is: 1. A method for configuring an accelerator, applied to a server comprising a bare accelerator, a slave CPU, and a master CPU, wherein the bare accelerator is an accelerator that is generated after a basic logic function is loaded for accelerator hardware, wherein the basic logic function comprises a communications interface function and a loading function, and wherein the method comprises: determining, by the server, a target service type and a target bare accelerator; determining, by the master CPU, a service logic function corresponding to the target service type; loading, by the slave CPU, the service logic function corresponding to the target service type for the target bare accelerator to generate a target service accelerator, wherein the target service accelerator is capable of providing an acceleration service for a service of the target service type; allocating, by the slave CPU, an identifier to the target service accelerator; reporting the identifier of the target service accelerator to the master CPU; and unloading, by the server, the service logic function corresponding to the target service type loaded in the target service accelerator to generate the bare accelerator. 2. The method of claim 1 , wherein determining the target service type and the target bare accelerator comprises: receiving, by the server, the target service type from a user equipment; and selecting, by the server, the bare accelerator as the target bare accelerator when the server does not comprise the accelerator for providing the acceleration service for the service of the target service type. 3. The method of claim 1 , further comprising updating, by the server, at least one of a set constituted by identifiers of bare accelerators and a set constituted by identifiers of service accelerators. 4. The method of claim 1 , further comprising sending, by the server, at least one of a set constituted by identifiers of bare accelerators and a set constituted by identifiers of service accelerators to a user equipment. 5. The method of claim 1 , further comprising displaying, by the server, at least one of a set constituted by identifiers of bare accelerators and a set constituted by identifiers of service accelerators. 6. The method of claim 1 , further comprising sending, by the slave CPU, a first indication message and a second indication message to the master CPU. 7. The method of claim 6 , wherein the first indication message comprises the identifier of the target service accelerator, and the first indication message is used to instruct the master CPU to add the identifier of the target service accelerator into a set constituted by identifiers of service accelerators. 8. The method of claim 6 , wherein the second indication message comprises the identifier of the target bare accelerator, and the second indication message is used to instruct the master CPU to delete the identifier of the target bare accelerator from a set constituted by identifiers of bare accelerators. 9. An apparatus for configuring an accelerator, applied to a server comprising a bare accelerator, a slave CPU, and a master CPU, wherein the bare accelerator is an accelerator that is generated after a basic logic function is loaded for accelerator hardware, wherein the basic logic function comprises a communications interface function and a loading function, and wherein the apparatus comprises: a memory comprising instructions; and a processor coupled to the memory, the instructions causing the processor to be configured to: determine a target service type and a target bare accelerator; determine a service logic function corresponding to the target service type; load the service logic function corresponding to the target service type for the target bare accelerator to generate a target service accelerator, wherein the target service accelerator is capable of providing an acceleration service for a service of the target service type; allocate an identifier to the target service accelerator; report the identifier of the target service accelerator to the master CPU; and unload the service logic function corresponding to the target service type loaded in the target service accelerator to generate the bare accelerator. 10. The apparatus of claim 9 , wherein the instructions further cause the processor to be configured to: receive the target service type from a user equipment; and select the bare accelerator as the target bare accelerator when the server does not comprise the accelerator for providing the acceleration service for the service of the target service type. 11. The apparatus of claim 9 , wherein the instructions further cause the processor to be configured to update at least one of a set constituted by identifiers of bare accelerators and a set constituted by identifiers of service accelerators. 12. The apparatus of claim 9 , wherein the instructions further cause the processor to be configured to send at least one of a set constituted by identifiers of bare accelerators and a set constituted by identifiers of service accelerators to a user equipment. 13. The apparatus of claim 9 , wherein the instructions further cause the processor to be configured to display at least one of a set constituted by identifiers of bare accelerators and the set constituted by identifiers of service accelerators. 14. The method of claim 1 , wherein determining the target service type and the target bare accelerator comprises receiving, by the server, the target service type and an identifier of the target bare accelerator from a user equipment. 15. The apparatus of claim 9 , wherein the instructions further cause the processor to be configured to receive the target service type and an identifier of the target bare accelerator from a user equipment. 16. The apparatus of claim 9 , wherein the instructions further cause the processor to be configured to send a first indication message and a second indication message to the master CPU. 17. The apparatus of claim 16 , wherein the first indication message comprises the identifier of the target service accelerator, and wherein the first indication message is used to instruct the master CPU to add the identifier of the target service accelerator into a set constituted by identifiers of service accelerators. 18. The apparatus of claim 16 , wherein the second indication message comprises the identifier of the target bare accelerator, and the second indication message is used to instruct the master CPU to delete the identifier of the target bare accelerator from a set constituted by identifiers of bare accelerators.
considering hardware capabilities · CPC title
Program loading or initiating (bootstrapping G06F9/4401; security arrangements for program loading or initiating G06F21/57) · CPC title
Architectures of general purpose stored program computers (with program plugboard G06F15/08; multicomputers G06F15/16) · CPC title
Reconfiguration support, e.g. configuration loading, configuration switching, or hardware OS · CPC title
the resources being hardware resources other than CPUs, Servers and Terminals · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.