Inverted metamorphic multijunction solar cells with doped alpha layer

US10693029B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-10693029-B1
Application numberUS-201715453578-A
CountryUS
Kind codeB1
Filing dateMar 8, 2017
Priority dateOct 2, 2013
Publication dateJun 23, 2020
Grant dateJun 23, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of forming a multijunction solar cell comprising at least a first subcell and a second subcell, the method including forming a first alpha layer over said first solar subcell using a surfactant and dopant including selenium or tellurium, the first alpha layer configured to prevent threading dislocations from propagating; forming a metamorphic grading interlayer over and directly adjacent to said first alpha layer; forming a second alpha layer using a surfactant and dopant including selenium or tellurium over and directly adjacent to said grading interlayer to prevent threading dislocations from propagating; and forming the second solar subcell over said grading interlayer such that the second solar subcell is lattice mismatched with respect to the first solar subcell.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of manufacturing a solar cell comprising: providing a first semiconductor substrate; depositing on the first semiconductor substrate a sequence of layers of semiconductor material that forms a multijunction solar cell including first and second subcells with different lattice constants, an intermediate grading interlayer positioned between the first and second subcells with a graded lattice constant that matches the first subcell on a first side and the second subcell on the second side, and alpha layers grown in a reactor in the presence of a selenium or tellurium surfactant so that selenium or tellurium is doped into the alpha layers directly on each side of the grading interlayer to minimize threading dislocations from advancing from the grading interlayer into the adjacent first and second subcells, wherein each of the alpha layers has different constituent elements from the respective directly adjacent layer to each alpha layer and wherein each alpha layer is between 0.2 and 0.5 microns in thickness and doped with the selenium or tellurium from 1.0×10 16 free carriers per cubic centimeter to 4.0×10 17 free carriers per cubic centimeter; mounting a surrogate second substrate on top of the sequence of layers; and removing the first semiconductor substrate. 2. A method as defined in claim 1 , wherein the grading interlayer is grown in the presence of the selenium or tellurium surfactant. 3. A method as defined in claim 1 , wherein said first subcell is composed of an GaInP, GaAs, GaInAs, GaAsSb, or GaInAsN emitter region and an GaInP, GaAs, GaInAs, GaAsSb, or GaInAsN base region; the second subcell is composed of an InGaAs base and emitter regions, or an InGaP emitter region and a GaAs base region. 4. A method as defined in claim 1 , wherein the grading interlayer material is composed of (In x Ga 1-x ), Al 1-y As with 0<x<1 and 0<y<1, and x and y selected such that the band gap of the interlayer material remains constant throughout its thickness. 5. A method as defined in claim 1 , wherein the selenium is introduced as a precursor gas of di-isopropyl selenide, or the tellurium is introduced as a precursor gas of diethyltellurium or di-isopropyl telluride. 6. A method as defined in claim 1 , wherein said alpha layers have a band gap energy greater than or equal to that of the grading interlayer. 7. A method as defined in claim 1 , wherein said grading interlayer is composed of any of the As, N, Sb based III-V compound semiconductors and has a band gap energy greater than that of the first solar subcell. 8. A method as defined in claim 1 , wherein the alpha layers are composed of any As, P, N or Sb based III-V compound semiconductors having a band gap energy greater than or equal to that of the grading interlayer. 9. A method as defined in claim 1 , wherein the alpha layers include a first alpha layer on one side of the grading interlayer, and a second alpha layer on the other side of the grading interlayer, wherein the second alpha layer has a different composition than the first alpha layer. 10. A method as defined in claim 9 , wherein the second alpha layer is a different thickness than the first alpha layer. 11. A method as defined in claim 9 , wherein the second alpha layer has the same doping as the first alpha layer. 12. A method of manufacturing a solar cell comprising: providing a semiconductor substrate; growing on the semiconductor substrate a sequence of layers including first and second subcells with different lattice constants, an intermediate grading interlayer positioned between the first and second subcells with a graded lattice constant that matches the first subcell on a first side and the second subcell on the second side; and growing alpha layers on both sides of and directly adjacent to the grading interlayer grown in a reactor in the presence of a selenium or tellurium surfactant so that selenium or tellurium is doped into the alpha layer to minimize threading dislocations from advancing from the grading interlayer into the adjacent first and second subcells, wherein each of the alpha layers has different constituent elements from the respective directly adjacent layers to each alpha layer and wherein each alpha layer is between 0.2 and 0.5 microns in thickness and doped with the selenium or tellurium from 1.0×10 16 free carriers per cubic centimeter to 4.0×10 17 free carriers per cubic centimeter. 13. A method as defined in claim 12 , wherein the grading interlayer is also grown in the presence of a selenium or tellurium surfactant. 14. A method as defined in claim 12 , wherein said first subcell is composed of an GaInP, GaAs, GaInAs, GaAsSb, or GaInAsN emitter region and an GaInP, GaAs, GaInAs, GaAsSb, or GaInAsN base region; the second subcell is composed of an InGaAs base and emitter regions, or an InGaP emitter region and a GaAs base region. 15. A method as defined in claim 12 , wherein the grading interlayer is composed of (In x Ga 1-x ), Al 1-y As, with x and y selected such that the band gap of the transition material remains constant throughout its thickness. 16. A method of manufacturing a solar cell comprising: providing a semiconductor substrate; and depositing on the semiconductor substrate in a reactor, a sequence of layers of semiconductor material that forms at least a three junction solar cell including first and second subcells with different lattice constants, an intermediate grading interlayer positioned between the first and second subcells with a graded lattice constant that matches the first subcell on a first side and the second subcell on the second side, and first and second alpha layers grown in the reactor in the presence of a selenium or tellurium surfactant so that selenium or tellurium is doped into each of the alpha layers directly on each side of the grading interlayer to minimize threading dislocations from advancing from the grading interlayer into the adjacent first and second subcells, wherein each of the first and second alpha layers has different constituent elements from the respective directly adjacent layers to each alpha layer and wherein each alpha layer is between 0.2 and 0.5 microns in thickness and doped with the selenium or tellurium from 1.0×10 16 free carriers per cubic centimeter to 4.0×10 17 free carriers per cubic centimeter. 17. A method as defined in claim 16 , wherein the grading interlayer is grown in the presence of the selenium surfactant. 18. A method as defined in claim 16 , wherein said first subcell is composed of an GaInP, GaAs, GaInAs, GaAsSb, or GaInAsN emitter region and an GaInP, GaAs, GaInAs, GaAsSb, or GaInAsN base region; the second subcell is composed of an InGaAs base and emitter regions, or an InGaP emitter region and a GaAs base region. 19. A method as defined in claim 16 , wherein the grading interlayer is composed of (In x Ga 1-x ), Al 1-y As with x and y selected such that the band gap of the transition material remains constant throughout its thickness.

Assignees

Inventors

Classifications

  • comprising at least three elements, e.g. GaAlAs or InGaAsP · CPC title

  • The active layers comprising only Group III-V materials, e.g. GaAs or InP · CPC title

  • Photovoltaic cells having multiple potential barriers of different types, e.g. tandem cells having both PN and PIN junctions · CPC title

  • Photovoltaic cells having only PN heterojunction potential barriers · CPC title

  • Photovoltaic cells having absorbing layers comprising graded bandgaps · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10693029B1 cover?
A method of forming a multijunction solar cell comprising at least a first subcell and a second subcell, the method including forming a first alpha layer over said first solar subcell using a surfactant and dopant including selenium or tellurium, the first alpha layer configured to prevent threading dislocations from propagating; forming a metamorphic grading interlayer over and directly adjace…
Who is the assignee on this patent?
Solaero Tech Corp
What technology area does this patent fall under?
Primary CPC classification H10F10/1425. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 23 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).