Micro-wire connection pad
US-2015181702-A1 · Jun 25, 2015 · US
US10667387B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10667387-B2 |
| Application number | US-201815956472-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 18, 2018 |
| Priority date | Apr 15, 2013 |
| Publication date | May 26, 2020 |
| Grant date | May 26, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
One or more channels are provided in the surface of a conductive layer of a PCB substrate in an area on which a component is to be placed. The channels can help reduce or prevent shifting of the component during reflow soldering through surface tension/capillary forces of the solder paste material in the channels. Such channels also can be used, for example, by an image processing system to facilitate accurate positioning and/or alignment of the component. The image processing system can use the location of the channels alone, or in combination with other features such as a solder mask or other alignment marks, to position and/or align the component with high accuracy.
Opening claim text (preview).
What is claimed is: 1. A method of bonding an electronic or optoelectronic component to a printed circuit board substrate, the method comprising: depositing solder paste on a surface of a conductive layer of the printed circuit board substrate, wherein the conductive layer includes one or more channels in its surface and wherein some of the solder paste is in the channels and some of the solder paste is on the surface of the conductive layer; obtaining an image of the surface of the conductive layer including the one or more channels; comparing the image to a previously-stored image or data; using locations of the one or more channels to determine a positioning and/or alignment for the component based on the comparison of the image to the previously-stored image or data; placing the component on the conductive layer in contact with the solder paste based on the determined positioning and/or alignment, wherein the component is disposed at least partially over the one or more channels in the surface of the conductive layer; and performing a reflow soldering process to bond the component to the conductive layer. 2. The method of claim 1 , wherein there is a solder mask on the surface of the conductive layer; wherein the image of the surface of the conductive layer includes the solder mask; and wherein the locations of the one or more channels and of the solder mask are used to determine the positioning and/or alignment for the component. 3. The method of claim 1 , wherein there are one or more alignment features on the surface of the conductive layer, the alignment features being different from the channels; wherein the image of the surface of the conductive layer includes the one or more alignment features; and wherein the locations of the one or more channels and of the one or more alignment features are used to determine the positioning and/or alignment for the component. 4. The method of claim 1 wherein the one or more channels include a plurality of channels. 5. The method of claim 2 wherein the one or more channels include a plurality of channels. 6. The method of claim 3 wherein the one or more channels include a plurality of channels. 7. A method of bonding an electronic or optoelectronic component to a printed circuit board substrate, the method comprising: depositing solder paste on a surface of a conductive layer of the printed circuit board substrate, wherein the conductive layer includes one or more channels in its surface and wherein some of the solder paste is in the channels and some of the solder paste is on the surface of the conductive layer; positioning the component on the printed circuit board substrate; obtaining an image of the surface of the conductive layer including the one or more channels and the component; comparing the image to a previously-stored image or data; using locations of the one or more channels to determine whether the component is in a desired position and/or alignment on the substrate based on the comparison of the image to the previously-stored image or data; adjusting the positioning and/or alignment of the component on the conductive layer based on the determination, wherein the component is disposed in contact with the solder paste and at least partially over the one or more channels in the surface of the conductive layer; and performing a reflow soldering process to bond the component to the conductive layer.
Optical component, e.g. opto-electronic component · CPC title
Dual purpose resist, e.g. etch resist used as solder resist, solder resist used as plating resist · CPC title
Recess in conductor, e.g. in pad or in metallic substrate · CPC title
associated with surface mounted components · CPC title
Adaptations for fluid transport, e.g. channels, holes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.