Secure feature and key management in integrated circuits

US10666641B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10666641-B2
Application numberUS-201816138105-A
CountryUS
Kind codeB2
Filing dateSep 21, 2018
Priority dateAug 10, 2012
Publication dateMay 26, 2020
Grant dateMay 26, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A mechanism for providing secure feature and key management in integrated circuits is described. An example method includes receiving, by a root authority system, data identifying a command that affects operation of an integrated circuit, singing, by the root authority system, the command using a root authority key to create a root signed block (RSB), and providing the RSB to a security manager of the integrated circuit.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprising: obtaining, by a delegate authority system, a base key, the delegate authority system being configured to lock, unlock, modify, or any combination thereof one or more configurable hardware features of an integrated circuit using a delegated signed block (DSB) comprising one or more commands and a payload; deriving, by the delegate authority system, a mixed key using the base key; deriving, by the delegate authority system, a transport key using the mixed key; obtaining, by the delegate authority system, a payload key; encrypting the payload key using the transport key to obtain an encrypted payload key; deriving, by the delegate authority system, a validator using the encrypted payload key and the mixed key, wherein the validator enables a security manager core of the integrated circuit to verify that the encrypted payload key is valid and unmodified; receiving, by the delegate authority system, delegate input parameters, the delegate input parameters comprises an address of where the security manager core is to deliver the payload; signing, by the delegate authority system, the delegate input parameters, the encrypted payload key, and the validator using a delegate private key to create the DSB, wherein the delegate private key is associated with the delegate authority system; and providing the DSB to the security manager core of the integrated circuit, wherein the security manager core is to extract the payload in the DSB, the payload specifying at least one of a restriction, a binding, or a value intended for the one or more configurable hardware features of the integrated circuit, in response to a signature of the DSB being verified by the security manager core. 2. The method of claim 1 , wherein deriving the mixed key comprises deriving the mixed key using a series of one or more one-way functions on the base key. 3. The method of claim 1 , wherein deriving the mixed key comprises deriving the mixed key using at least one of a key tree operation, a hash-based message authentication code (HMAC) computation, or a hash function. 4. The method of claim 1 , wherein deriving the transport key comprises deriving the transport key from the mixed key using a series of one or more one-way functions. 5. The method of claim 1 , wherein deriving the transport key comprises deriving the transport key from the mixed key using at least one of a symmetric cryptography function, an asymmetric cryptographic function, or a one-way cryptographic function. 6. The method of claim 1 , wherein obtaining the payload key comprises deriving the payload key from a master key. 7. The method of claim 1 , wherein obtaining the payload key comprises retrieving the payload key from a precomputed data table. 8. The method of claim 1 , wherein obtaining the payload key comprises fetching the payload key over a network. 9. The method of claim 1 , wherein obtaining the payload key comprises: retrieving an encrypted payload key from memory; and decrypting the encrypted payload key to obtain the payload key. 10. The method of claim 1 , wherein deriving the validator comprises providing the encrypted payload key and the mixed key as inputs to a series of one or more one-way functions to derive the validator. 11. The method of claim 1 , wherein the base key is at least one of a global base key or a device-specific base key programmed into the security manager core or derived from a product identifier, wherein the global base key is a root-authority system key provided to the security manager core as a hardware constant. 12. The method of claim 1 , wherein obtaining the base key comprises receiving the base key from at least one of a manufacturer of the integrated circuit, a product vendor, or a security service. 13. The method of claim 1 , wherein obtaining the base key comprises: retrieving a value stored in the security manager core of the integrated circuit; and processing or decrypting the value to determine the base key. 14. A method comprising: obtaining, by a delegate authority system, a mixed key or a precursor to the mixed key, the delegate authority system being configured to lock, unlock, modify, or any combination thereof one or more configurable hardware features of an integrated circuit using a delegated signed block (DSB) comprising one or more commands and a payload; deriving, by the delegate authority system, a transport key using the mixed key; obtaining, by the delegate authority system, a payload key; encrypting the payload key using the transport key to obtain an encrypted payload key; receiving, by the delegate authority system, delegate input parameters, the delegate input parameters comprises an address of where a security manager core of the integrated circuit is to deliver the payload; signing, by the delegate authority system, the delegate input parameters and the encrypted payload key using a delegate private key to create the DSB, wherein the delegate private key is associated with the delegate authority system; and providing the DSB to the security manager core of the integrated circuit, wherein the security manager core to extract the payload in the DSB, the payload specifying at least one of a restriction, a binding, or a value intended for the one or more configurable hardware features of the integrated circuit, in response to a signature of the DSB being verified by the security manager core. 15. The method of claim 14 , wherein the integrated circuit comprise a device-specific device key, wherein the obtaining the mixed key comprises retrieving a cryptographic operation to use as the mixed key, wherein the cryptographic operation uses a delegate identifier and the device-specific device key to derive the mixed key, and wherein the security manager core is to compute the cryptographic operation for the delegate identifier to obtain the same mixed key. 16. The method of claim 14 , wherein the obtaining the mixed key comprises: receiving a delegated base key as part of a delegated key database, wherein the delegated base key is generated by a root authority system; and deriving the mixed key using the delegated base key. 17. The method of claim 16 , wherein driving the mixed key comprises deriving the mixed key using at least one of a key ladder, a hash-based message authentication code (HMAC) computation, or a hash function. 18. The method of claim 14 , further comprising: deriving, by the delegate authority system, a validator using the encrypted payload key and the mixed key, wherein the validator enables the security manager core of the integrated circuit to verify that the encrypted payload key is valid and unmodified, wherein the signing further comprises signing the delegate input parameters, the encrypted payload key and the validator using the delegate private key to create the DSB. 19. A delegate authority system comprising: a memory device; and a processing device operatively coupled to the memory device, the processing device to: obtain a mixed key or a precursor to the mixed key; derive a transport key using the mixed key; obtain a payload key; encrypt the payload key using the transport key to obtain an encrypted payload key; receive delegate input parameters, the delegate input parameters comprises an address of where a security manager core of an integrated circuit is to deliver a payload of a delegated signed block (DSB), wherein the delegate authority system is configured to lock, unlock, modify, or any combination thereof one or more configurabl

Assignees

Inventors

Classifications

  • involving digital signatures · CPC title

  • Auditing as a secondary aspect · CPC title

  • involving central third party, e.g. key distribution center [KDC] or trusted third party [TTP] · CPC title

  • using certificates (cryptographic mechanisms or cryptographic arrangements for entity authentication involving certificates H04L9/3263) · CPC title

  • involving additional devices, e.g. trusted platform module [TPM], smartcard or USB · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10666641B2 cover?
A mechanism for providing secure feature and key management in integrated circuits is described. An example method includes receiving, by a root authority system, data identifying a command that affects operation of an integrated circuit, singing, by the root authority system, the command using a root authority key to create a root signed block (RSB), and providing the RSB to a security manager…
Who is the assignee on this patent?
Cryptography Res Inc
What technology area does this patent fall under?
Primary CPC classification H04L63/0823. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 26 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).