GaN material and method of manufacturing semiconductor device

US10665683B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10665683-B2
Application numberUS-201916284323-A
CountryUS
Kind codeB2
Filing dateFeb 25, 2019
Priority dateMar 2, 2018
Publication dateMay 26, 2020
Grant dateMay 26, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

There is provided a new technology for anodic oxidation etching performed to GaN material having arithmetic mean line roughness Ra of 15 nm or less at a measurement length of 100 μm on a bottom surface of a recess when anodic oxidation etching is performed at an etching voltage of 1 V while irradiating the GaN material with UV light to form the recess of 2 μm in depth.

First claim

Opening claim text (preview).

The invention claimed is: 1. A GaN material having arithmetic mean line roughness Ra of 15 nm or less at a measurement length of 100 μm on a bottom surface of a recess when anodic oxidation etching is performed at an etching voltage of 1 V while irradiating the GaN material with UV light to form the recess of 2 μm in depth. 2. The GaN material according to claim 1 , wherein a maximum in-plane dislocation density is less than 1×10 7 /cm 2 , which is the plane where the recess of the GaN material is formed. 3. The GaN material according to claim 1 , wherein the GaN material is a GaN substrate. 4. The GaN material according to claim 1 , wherein the GaN material has a GaN substrate and a GaN layer epitaxially grown on the GaN substrate. 5. The GaN material according to claim 4 , wherein the epitaxially grown GaN layer has a GaN layer doped with n-type impurities at a lower concentration than those of the GaN substrate. 6. The GaN material according to claim 4 , wherein the epitaxially grown GaN layer has a GaN layer doped with p-type impurities and not annealed to activate the p-type impurities. 7. The GaN material according to claim 4 , wherein the epitaxially grown GaN layer includes a lamination structure of a first GaN layer doped with n-type impurities and a second GaN layer doped with p-type impurities. 8. A method of manufacturing a semiconductor device, comprising: performing anodic oxidation etching to a region where a dislocation density of GaN material is less than 1×10 7 /cm 2 by applying an etching voltage while irradiating this region with UV light, to form a recess, wherein the etching voltage is the voltage preferably in a range of 0.16 V or more and 1.30 V or less, more preferably in a range of 0.52 V or more and 1.15 V or less. 9. The method of manufacturing a semiconductor device according to claim 8 , wherein in forming the recess, the irradiation of the UV light and the application of the etching voltage are intermittently repeated. 10. The method of manufacturing a semiconductor device according to claim 9 , wherein in forming the recess, an electrolyte used for the anodic oxidation etching is stirred while the irradiation of the UV light and the application of the etching voltage are stopped. 11. A method of manufacturing a semiconductor device, comprising: preparing a GaN material having a GaN substrate and a GaN layer epitaxially grown on the GaN substrate, the epitaxially grown GaN layer further including a GaN layer doped with p-type impurities and not annealed to activate the p-type impurities; and performing anodic oxidation etching to the GaN layer while irradiating the GaN material with UV light, thereby performing etching to the GaN layer doped with p-type impurities and not annealed to activate the p-type impurities, to form a recess. 12. The method of manufacturing a semiconductor device according to claim 11 , wherein the epitaxially grown GaN layer further has a GaN layer doped with n-type impurities, and by etching the GaN layer doped with n-type impurities in the anodic oxidation etching, the recess is formed so as to expose a side surface of an epitaxially grown pn junction. 13. The method of manufacturing a semiconductor device according to claim 11 , comprising a step of annealing to activate the p-type impurities after the anodic oxidation etching.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10665683B2 cover?
There is provided a new technology for anodic oxidation etching performed to GaN material having arithmetic mean line roughness Ra of 15 nm or less at a measurement length of 100 μm on a bottom surface of a recess when anodic oxidation etching is performed at an etching voltage of 1 V while irradiating the GaN material with UV light to form the recess of 2 μm in depth.
Who is the assignee on this patent?
Sciocs Co Ltd, Sumitomo Chemical Co
What technology area does this patent fall under?
Primary CPC classification H01L29/2003. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 26 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).