Multilayer ceramic capacitor and method of manufacturing the same
US-2024339268-A1 · Oct 10, 2024 · US
US10658111B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10658111-B2 |
| Application number | US-201815864534-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 8, 2018 |
| Priority date | Aug 10, 2015 |
| Publication date | May 19, 2020 |
| Grant date | May 19, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A capacitor having a conductive porous substrate with at least two electrostatic capacitance forming sections, each of the at least two electrostatic capacitance forming sections including a porous portion of the conductive porous substrate, a dielectric layer on the porous portion, and an upper electrode on the dielectric layer. The at least two electrostatic capacitance forming sections are electrically connected in series by the conductive porous substrate.
Opening claim text (preview).
The invention claimed is: 1. A capacitor comprising: a conductive porous substrate having at least two electrostatic capacitance forming sections, each of the at least two electrostatic capacitance forming sections including a porous portion of the conductive porous substrate, a dielectric layer on the porous portion, and an upper electrode on the dielectric layer, wherein the at least two electrostatic capacitance forming sections are electrically connected in series by the conductive porous substrate, the at least two electrostatic capacitance forming sections are adjacent to each other and are isolated by a groove, and the conductive porous substrate includes, for each of the at least two electrostatic capacitance forming sections, a first porosity portion and a second porosity portion, the first porosity portion having a higher porosity than the second porosity portion. 2. The capacitor according to claim 1 , wherein all of the at least two electrostatic capacitance forming sections are on a first surface of the conductive porous substrate. 3. The capacitor according to claim 1 , wherein there are only two electrostatic capacitance forming sections in the capacitor. 4. The capacitor according to claim 1 , further comprising a terminal electrode directly connected to the conductive porous substrate. 5. The capacitor according to claim 4 , wherein a first surface of the conductive porous substrate has a plurality of sections defined by a rectangular lattice, each section includes one of (1) one electrostatic capacitance forming section of the at least two electrostatic capacitance forming sections and (2) the terminal electrode, all sections adjacent to the section including the one electrostatic capacitance forming section of the at least two electrostatic capacitance forming sections include the terminal electrode, and all sections adjacent to the section including the terminal electrode include the one electrostatic capacitance forming section of the at least two electrostatic capacitance forming sections. 6. The capacitor according to claim 5 , wherein the terminal electrode is not exposed on a surface of the capacitor. 7. The capacitor according to claim 1 , wherein each of the at least two electrostatic capacitance forming sections further include a terminal electrode on the upper electrode. 8. The capacitor according to claim 1 , wherein a porosity of the porous portion of the conductive porous substrate is from 20% to 90%. 9. The capacitor according to claim 1 , wherein a porosity of the porous portion of the conductive porous substrate is from 60% to 80%. 10. A capacitor comprising: a conductive porous substrate having at least two electrostatic capacitance forming sections, each of the at least two electrostatic capacitance forming sections including a porous portion of the conductive porous substrate, a dielectric layer on the porous portion, and an upper electrode on the dielectric layer, wherein the at least two electrostatic capacitance forming sections are electrically connected in series by the conductive porous substrate, and wherein the conductive porous substrate includes, for each of the at least two electrostatic capacitance forming sections, a first porosity portion and a second porosity portion, the first porosity portion having a higher porosity than the second porosity portion.
based on aluminium · CPC title
specially adapted for cathode · CPC title
Multiple capacitors, i.e. structural combinations of fixed capacitors · CPC title
Thin- or thick-film capacitors {(thin- or thick-film circuits; capacitors without a potential-jump or surface barrier specially adapted for integrated circuits, details thereof, multistep manufacturing processes therefor)} · CPC title
Dielectric layers · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.