Driving method for display device, timing controller and display device

US10657862B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10657862-B2
Application numberUS-201715752400-A
CountryUS
Kind codeB2
Filing dateJul 14, 2017
Priority dateSep 29, 2016
Publication dateMay 19, 2020
Grant dateMay 19, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A driving method for a display device, timing controller and display device. The driving method includes: acquiring a target update frequency of image display of a display panel; determining a target frame rate corresponding to the target update frequency according to a prestored corresponding relationship between update frequencies and frame rates; adjusting a blanking duration of a data signal output by a source driving circuit according to the target frame rate; and outputting a first control signal with a frequency being the target frame rate to a gate driving circuit, to cause the gate driving circuit to scan pixel units of the display panel according to the target frame rate.

First claim

Opening claim text (preview).

The invention claimed is: 1. A driving method for a display device, comprising: acquiring a target update frequency of image display of a display panel; determining a target frame rate corresponding to the target update frequency according to a prestored corresponding relationship between update frequencies and frame rates; adjusting a blanking duration of a data signal output by a source driving circuit according to the target frame rate; and outputting a first control signal with a frequency being the target frame rate to a gate driving circuit, to cause the gate driving circuit to scan pixel units of the display panel according to the target frame rate, wherein a display field of the display panel includes an active field and a blanking field located around the active field; and adjusting the blanking duration of the data signal output by the source driving circuit according to the target frame rate includes: acquiring a preset pixel refresh rate Fc; calculating an area of the blanking field according to the target frame rate, an area of the active field, the preset pixel refresh rate Fc, and a pixel refresh rate formula, with the pixel refresh rate formula being: Fc =( A 1+ A 2)× Fr, where Fr is the target frame rate, A1 is the area of the active field, and A2 is the area of the blanking field; and adjusting a frequency of a second control signal output to the source driving circuit according to the calculated area of the blanking field, to cause the source driving circuit to adjust the blanking duration of the data signal according to the frequency of the second control signal. 2. The method according to claim 1 , wherein adjusting the frequency of the second control signal output to the source driving circuit according to the calculated area of the blanking field includes: adjusting at least one of a height and a width of the blanking field according to the calculated area of the blanking field, so as to adjust the frequency of the second control signal. 3. The method according to claim 2 , wherein acquiring the target update frequency of the image display of the display panel includes: acquiring the target update frequency of the image display of the display panel in every preset time period. 4. The method according to claim 2 , wherein in the prestored corresponding relationship between update frequencies and frame rates, a frame rate is positively correlated with an update frequency. 5. The method according to claim 1 , wherein acquiring the target update frequency of the image display of the display panel includes: acquiring the target update frequency of the image display of the display panel in every preset time period. 6. The method according to claim 5 , wherein acquiring the target update frequency of the image display of the display panel includes: calculating change times of the image display of the display panel in the preset time period; and determining the target update frequency F according to a length T of the preset time period and the change times N, wherein F=N/T. 7. The method according to claim 1 , wherein in the prestored corresponding relationship between update frequencies and frame rates, a frame rate is positively correlated with an update frequency. 8. The method according to claim 1 , wherein acquiring the target update frequency of the image display of the display panel includes: acquiring the target update frequency of the image display of the display panel in every preset time period. 9. The method according to claim 1 , wherein in the prestored corresponding relationship between update frequencies and frame rates, a frame rate is positively correlated with an update frequency. 10. A timing controller, comprising: an acquiring module, configured to acquire a target update frequency of image display of a display panel; a determining module, configured to determine a target frame rate corresponding to the target update frequency according to a prestored corresponding relationship between update frequencies and frame rates; an adjusting module, configured to adjust a blanking duration of a data signal output by a source driving circuit according to the target frame rate; and an output module, configured to output a first control signal with a frequency being the target frame rate to a gate driving circuit, to cause the gate driving circuit to scan pixel units of the display panel according to the target frame rate; wherein a display field of the display panel includes an active field and a blanking field located around the active field; and the adjusting module includes: an adjusting submodule, configured to acquire a preset pixel refresh rate Fc; a calculating submodule, configured to calculate an area of the blanking field according to the target frame rate, an area of the active field, the preset pixel refresh rate Fc, and a pixel refresh rate formula, with the pixel refresh rate formula being: Fc =( A 1+ A 2)× Fr, where Fr is the target frame rate, A1 is the area of the active field, and A2 is the area of the blanking field; and an adjusting submodule, configured to adjust a frequency of a second control signal output to the source driving circuit according to the calculated area of the blanking field, to cause the source driving circuit to adjust the blanking duration of the data signal according to the frequency of the second control signal. 11. The timing controller according to claim 10 , wherein the adjusting submodule is further configured to: adjust a height and a width of the blanking field according to the calculated area of the blanking field, so as to adjust the frequency of the second control signal. 12. The timing controller according to claim 11 , wherein the acquiring module is further configured to: acquire the target update frequency of the image display of the display panel in every preset time period. 13. The timing controller according to claim 10 , wherein the acquiring module is further configured to: acquire the target update frequency of the image display of the display panel in every preset time period. 14. The timing controller according to claim 13 , wherein the acquiring module is further configured to: calculate change times N of the image display of the display panel in the preset time period; and determine the target update frequency F according to a length T of the preset time period and the change times N, wherein F=N/T. 15. The timing controller according to claim 10 , wherein in the prestored corresponding relationship between update frequencies and frame rates, a frame rate is positively correlated with an update frequency. 16. A display device, comprising: the timing controller according to claim 10 . 17. The timing controller according to claim 10 , wherein the acquiring module is further configured to: acquire the target update frequency of the image display of the display panel in every preset time period. 18. The timing controller according to claim 10 , wherein in the prestored corresponding relationship between update frequencies and frame rates, a frame rate is positively correlated with an update frequency.

Assignees

Inventors

Classifications

  • G09G3/20Primary

    for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title

  • Details of driving circuits · CPC title

  • Positioning · CPC title

  • Change or adaptation of the frame rate of the video stream · CPC title

  • for resetting or blanking · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10657862B2 cover?
A driving method for a display device, timing controller and display device. The driving method includes: acquiring a target update frequency of image display of a display panel; determining a target frame rate corresponding to the target update frequency according to a prestored corresponding relationship between update frequencies and frame rates; adjusting a blanking duration of a data signa…
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Hefei Xinsheng Optoelectronics Technology Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 19 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).