Common voltage compensation unit and compensation method, driving circuit and display panel

US10650764B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10650764-B2
Application numberUS-201816032780-A
CountryUS
Kind codeB2
Filing dateJul 11, 2018
Priority dateOct 18, 2017
Publication dateMay 12, 2020
Grant dateMay 12, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A common voltage compensation unit and compensation method, a driving circuit and a display panel are disclosed. In the common voltage compensation unit provided by the disclosure, the first compensation module may be used for outputting a first common voltage to the common electrode line in the pixel charging period of time, and the second compensation module may be used for outputting a second common voltage to the common electrode line in the pixel non-charging period of time.

First claim

Opening claim text (preview).

What is claimed is: 1. A common voltage compensation unit for a scanning line, comprising: a first compensation module, a second compensation module, the scanning line, and a common electrode line corresponding to the scanning line one-to-one; wherein the first compensation module and the second compensation module are connected in parallel between the common electrode line and the scanning line; wherein the first compensation module is used for outputting a first common voltage to the common electrode line when the voltage on the scanning line is an ON voltage; and wherein the second compensation module is used for outputting a second common voltage to the common electrode line when the voltage on the scanning line is an OFF voltage; and wherein the first common voltage is greater than the second common voltage; wherein: the first compensation module comprises a first input terminal and a first transistor; a gate of the first transistor is connected with the scanning line, a first pole of the first transistor is connected with the first input terminal, and a second pole of the first transistor is connected with the common electrode line; the first input terminal is used for inputting the first common voltage to the first compensation module; and the first transistor is used for conducting the first common voltage to the common electrode line when the voltage on the scanning line is the ON voltage; and wherein: the second compensation module comprises a second input terminal and a second transistor; a gate of the second transistor is connected with the scanning line, a first pole of the second transistor is connected with the second input terminal, and a second pole of the second transistor is connected with the common electrode line; the second input terminal is used for inputting the second common voltage to the second compensation module; and the second transistor is used for conducting the second common voltage to the common electrode line when the voltage on the scanning line is the OFF voltage; wherein the first transistor is an N-type transistor, and the second transistor is a P-type transistor. 2. The common voltage compensation unit as claimed in claim 1 , wherein the first compensation module, the second compensation module, the common electrode line and the scanning line are all formed on a thin film transistor array substrate. 3. The common voltage compensation unit as claimed in claim 2 , wherein the first compensation module and the second compensation module are connected with a gate of a thin film transistor in a pixel area in the array substrate through the scanning line, wherein the pixel area comprises a source drain metal layer which is used for forming the source and the drain of a thin film transistor in the pixel area and further for forming the first input terminal and the second input terminal. 4. A driving circuit comprising at least one common voltage compensation unit as claimed in claim 1 , the driving circuit further comprising a source driver chip; wherein the source driver chip comprises a first common voltage output terminal and a second common voltage output terminal; wherein the first compensation module of each common voltage compensation unit is connected with the first common voltage output terminal to receive a first common voltage therefrom; and wherein the second compensation module of each common voltage compensation unit is connected with the second common voltage output terminal to receive a second common voltage therefrom. 5. The driving circuit as claimed in claim 4 , wherein: the first compensation module comprises a first input terminal and a first transistor; a gate of the first transistor is connected with the scanning line, a first pole of the first transistor is connected with the first input terminal, and a second pole of the first transistor is connected with the common electrode line; the first input terminal is used for inputting the first common voltage to the first compensation module; and the first transistor is used for conducting the first common voltage to the common electrode line when the voltage on the scanning line is the ON voltage. 6. The driving circuit as claimed in claim 5 , wherein: the second compensation module comprises a second input terminal and a second transistor; a gate of the second transistor is connected with the scanning line, a first pole of the second transistor is connected with the second input terminal, and a second pole of the second transistor is connected with the common electrode line; the second input terminal is used for inputting the second common voltage to the second compensation module; and the second transistor is used for conducting the second common voltage to the common electrode line when the voltage on the scanning line is the OFF voltage. 7. The driving circuit as claimed in claim 6 , wherein the first transistor is an N-type transistor, and the second transistor is a P-type transistor. 8. The driving circuit as claimed in claim 7 , wherein the first compensation module and the second compensation module are connected with a gate of a thin film transistor in a pixel area in an array substrate through the scanning line, wherein the pixel area comprises a source drain metal layer which is used for forming the source and the drain of a thin film transistor in the pixel area and further for forming the first input terminal and the second input terminal. 9. A display panel comprising a common voltage compensation unit as claimed in claim 1 . 10. The display panel as claimed in claim 9 , wherein each of all the scanning lines of the display panel correspond to a respective common voltage compensation unit. 11. The display panel as claimed in claim 9 , wherein: the first compensation module comprises a first input terminal and a first transistor; a gate of the first transistor is connected with the scanning line, a first pole of the first transistor is connected with the first input terminal, and a second pole of the first transistor is connected with the common electrode line, wherein: the first input terminal is used for inputting the first common voltage to the first compensation module; the first transistor is used for conducting the first common voltage to the common electrode line when the voltage on the scanning line is the ON voltage; and the second compensation module comprises a second input terminal and a second transistor; a gate of the second transistor is connected with the scanning line, a first pole of the second transistor is connected with the second input terminal, and a second pole of the second transistor is connected with the common electrode line, wherein: the second input terminal is used for inputting the second common voltage to the second compensation module; the second transistor is used for conducting the second common voltage to the common electrode line when the voltage on the scanning line is the OFF voltage.

Assignees

Inventors

Classifications

  • Electrodes {(reflective electrodes G02F1/133553)} · CPC title

  • common or background · CPC title

  • Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes · CPC title

  • Details of driving circuits · CPC title

  • Gray scale · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10650764B2 cover?
A common voltage compensation unit and compensation method, a driving circuit and a display panel are disclosed. In the common voltage compensation unit provided by the disclosure, the first compensation module may be used for outputting a first common voltage to the common electrode line in the pixel charging period of time, and the second compensation module may be used for outputting a secon…
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Chengdu Boe Optoelect Tech Co
What technology area does this patent fall under?
Primary CPC classification G09G3/3648. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 12 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).