Apparatus for detecting illumination levels

US10641653B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10641653-B2
Application numberUS-201715464563-A
CountryUS
Kind codeB2
Filing dateMar 21, 2017
Priority dateAug 25, 2016
Publication dateMay 5, 2020
Grant dateMay 5, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus includes a single photon avalanche diode pixel that includes a single photon avalanche diode and an output transistor configured to provide an analog output current from the single photon avalanche diode. The single photon avalanche diode pixel is configured to operate in a first mode to output a digital single photon detection event. The single photon avalanche diode pixel is further configured to operate in a second mode to output the analog output current indicating a level of illumination of the pixel.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus comprising: a single photon avalanche diode pixel comprising a single photon avalanche diode and output transistor circuitry configured to provide an analog output current from the single photon avalanche diode, wherein the output transistor circuitry comprises: a quench transistor coupled to an anode of the single photon avalanche diode, and a pull-up transistor coupled to the anode of the single photon avalanche diode; wherein the single photon avalanche diode pixel is configured to operate in a first mode to output a digital single photon detection event; wherein the single photon avalanche diode pixel is further configured to operate in a second mode to output the analog output current indicating a level of illumination of the single photon avalanche diode pixel; wherein the output transistor circuitry is configured to provide the analog output current to an input of a trans-impedance amplifier, the input of the trans-impedance amplifier coupled to the anode of the single photon avalanche diode; and wherein: in the first mode, the pull-up transistor is off, and in the second mode, the quench transistor is off and the pull-up transistor is on. 2. The apparatus as claimed in claim 1 , wherein the single photon avalanche diode is configured to operate in the first mode and second mode at different times or at substantially the same time. 3. The apparatus as claimed in claim 1 , wherein the apparatus comprises a plurality of multiple single photon avalanche diode pixels having a respective single photon avalanche diode, each respective single photon avalanche diode configured to provide an analog output current to the input of the trans-impedance amplifier. 4. The apparatus as claimed in claim 1 , further comprising a pulse conditioner coupled to receive a single photon detection event signal pulse and configured to control the output transistor circuitry to output the analog output current, which indicates the level of illumination of the single photon avalanche diode pixel based on a modified length single photon detection event signal pulse. 5. The apparatus as claimed in claim 1 , further comprising a current averager configured to determine an average analog output current, wherein the average analog output current indicates an ambient level of illumination of the single photon avalanche diode pixel. 6. The apparatus as claimed in claim 5 , wherein a gate of the quench transistor is coupled to the current averager. 7. The apparatus as claimed in claim 1 , wherein the single photon avalanche diode is configured to operate in a Geiger mode of operation in the first mode and in a photodiode mode of operation in the second mode. 8. The apparatus as claimed in claim 1 , wherein the quench transistor is configured to drain an avalanche current following a detection event; wherein the pull-up transistor is configured to enable a potential of the anode of the single photon avalanche diode to be pulled up to an further supply voltage; and wherein the output transistor circuitry further comprises an output transistor coupled to the anode of the single photon avalanche diode and configured to enable an output of the digital single photon detection event. 9. The apparatus as claimed in claim 1 , wherein the quench transistor is configured to drain an avalanche current following a detection event, and wherein the quench transistor is selectively enabled when the single photon avalanche diode pixel is operated in the first mode. 10. The apparatus as claimed in claim 9 , wherein the apparatus is configured so that a quench transistor gate terminal is operated at a high voltage to reduce an impedance of the output transistor circuitry when the quench transistor is selectively enabled. 11. The apparatus as claimed in claim 1 , wherein the apparatus comprises a plurality of rows single photon avalanche diode pixels, wherein a first row is configured to operate in the first mode and a further row is configured to operate in the second mode at substantially the same time. 12. The apparatus as claimed in claim 1 , wherein the trans-impedance amplifier is coupled to the anode of the single photon avalanche diode via the quench transistor. 13. The apparatus as claimed in claim 1 , wherein the pull-up transistor is coupled between the anode of the single photon avalanche diode and the input of the trans-impedance amplifier. 14. A method for operating a single photon avalanche diode pixel that comprises a single photon avalanche diode and output transistor circuitry, the method comprising: configuring the single photon avalanche diode pixel to operate in a first mode to output a digital single photon detection event by turning off a pull-up transistor of the output transistor circuitry, the pull-up transistor being coupled to an anode of the single photon avalanche diode; and configuring the single photon avalanche diode pixel to operate in a second mode by: turning off a quench transistor of the output transistor circuitry, the quench transistor being coupled to the anode of the single photon avalanche diode, turning on the pull-up transistor, and configuring the output transistor circuitry to provide an analog output current from the single photon avalanche diode indicating a level of illumination of the single photon avalanche diode pixel to an input of a trans-impedance amplifier, the input of the trans-impedance amplifier coupled to the anode of the single photon avalanche diode. 15. The method as claimed in claim 14 , wherein providing the analog output current from the output transistor circuitry to the input of the trans-impedance amplifier comprises providing the analog output current from multiple single photon avalanche diode pixels to the input of the trans-impedance amplifier. 16. The method as claimed in claim 14 , further comprising: modifying a pulse length of a single photon detection event signal pulse; and controlling the output transistor circuitry to output the analog output current indicating a level of illumination of the single photon avalanche diode pixel based on the modified pulse length of the single photon detection event signal pulse. 17. An apparatus for operating a single photon avalanche diode pixel that comprises a single photon avalanche diode and an output transistor circuitry, the apparatus comprising: means for configuring the single photon avalanche diode pixel to operate in a first mode to output a digital single photon detection event by turning off a pull-up transistor of the output transistor circuitry, the pull-up transistor being coupled to an anode of the single photon avalanche diode; and means for configuring the single photon avalanche diode pixel to operate in a second mode by: turning off a quench transistor of the output transistor circuitry, the quench transistor being coupled to the anode of the single photon avalanche diode, turning on the pull-up transistor, and configuring the output transistor circuitry to provide an analog output current from the single photon avalanche diode indicating a level of illumination of the single photon avalanche diode pixel to an input of a trans-impedance amplifier, the input of the trans-impedance amplifier coupled to the anode of the single photon avalanche diode. 18. The apparatus of claim 17 , further comprising: means for modifying a pulse length of a single photon detection event signal pulse; and means for controlling the output transistor circuitry to output the analog output current to indicate a level of illumination of t

Assignees

Inventors

Classifications

  • Silicon photomultipliers [SiPM], e.g. an avalanche photodiode [APD] array on a common Si substrate · CPC title

  • Control of working procedures; Failure detection; Spectral bandwidth calculation · CPC title

  • Single-photon detection or photon counting · CPC title

  • Avalanche · CPC title

  • Detector arrays, e.g. charge-transfer gates · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10641653B2 cover?
An apparatus includes a single photon avalanche diode pixel that includes a single photon avalanche diode and an output transistor configured to provide an analog output current from the single photon avalanche diode. The single photon avalanche diode pixel is configured to operate in a first mode to output a digital single photon detection event. The single photon avalanche diode pixel is furt…
Who is the assignee on this patent?
St Microelectronics Res & Dev Ltd
What technology area does this patent fall under?
Primary CPC classification G01J1/4204. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 05 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).