Execution order block for graphical programming
US-10445072-B1 · Oct 15, 2019 · US
US10628140B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10628140-B2 |
| Application number | US-201616336791-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 17, 2016 |
| Priority date | Nov 17, 2016 |
| Publication date | Apr 21, 2020 |
| Grant date | Apr 21, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A block-diagram acquisition unit acquires a block diagram that defines by connection among a plurality of blocks, a data processing procedure to be reflected in a program code. An inconsistency inspection unit inspects whether there is an inconsistency in the data processing procedure defined in the block diagram by tracing the connection among blocks in the block diagram.
Opening claim text (preview).
The invention claimed is: 1. A program code generation apparatus comprising: processing circuitry to: acquire a block diagram that defines by connection among a plurality of blocks, a data processing procedure to be reflected in a program code, and in which a processing procedure element being an element of the data processing procedure is allocated to each of the blocks; set any one of the blocks as a starting block; extract a block on which the starting block depends as a dependence destination block by tracing the connection among the blocks in the block diagram from the starting block; repeat an operation to further extract a block on which the extracted dependence destination block depends as a dependence destination block, thereby extracting dependence destination blocks on which the starting block depends directly and indirectly; and inspect whether there is an inconsistency in any of a data type, a maximum value, and a minimum value between the processing procedure element allocated to the starting block and the processing procedure elements allocated to the extracted dependence destination blocks. 2. The program code generation apparatus according to claim 1 , wherein, when there is the inconsistency in the data processing procedure defined in the block diagram, the processing circuitry outputs violation information notifying of the inconsistency in the data processing procedure. 3. The program code generation apparatus according to claim 1 , wherein the processing circuitry generates a program code from the block diagram when there is no inconsistency in the data processing procedure defined in the block diagram. 4. A program code generation apparatus comprising: processing circuitry to: acquire a block diagram that defines by connection among a plurality of blocks, a data processing procedure to be reflected in a program code, and in which a processing procedure element being an element of the data processing procedure is allocated to each of the blocks; set any one of the blocks as a starting block; extract a block on which the starting block depends with regard to data handled by the processing procedure element allocated to the starting block as a dependence destination block by tracing the connection among the blocks in the block diagram from the starting block; repeat an operation to further extract a block on which the extracted dependence destination block depends with regard to data handled by the processing procedure element allocated to the extracted dependence destination block as a dependence destination block, thereby extracting dependence destination blocks on which the starting block depends directly and indirectly; and inspect whether there is an inconsistency between a processing procedure element allocated to the starting block and processing procedure elements allocated to the extracted dependence destination blocks. 5. The program code generation apparatus according to claim 4 wherein, when there is the inconsistency in the data processing procedure defined in the block diagram, the processing circuitry outputs violation information notifying of the inconsistency in the data processing procedure. 6. The program code generation apparatus according to claim 4 , wherein the processing circuitry generates a program code from the block diagram when there is no inconsistency in the data processing procedure defined in the block diagram. 7. A program code generation apparatus comprising: processing circuitry to: acquire a block diagram that defines by connection among a plurality of blocks, a data processing procedure to be reflected in a program code, and in which a processing procedure element being an element of the data processing procedure is allocated to each of the blocks; set any one of the blocks as a starting block; extract a block on which the starting block depends with regard to control at the processing procedure element allocated to the starting block as a dependence destination block by tracing the connection among the blocks in the block diagram from the starting block; repeat an operation to further extract a block on which the extracted dependence destination block depends with regard to control at the processing procedure element allocated to the extracted dependence destination block as a dependence destination block, thereby extracting dependence destination blocks on which the starting block depends directly and indirectly; and inspect whether there is an inconsistency between a processing procedure element allocated to the starting block and processing procedure elements allocated to the extracted dependence destination blocks. 8. The program code generation apparatus according to claim 7 , wherein, when there is the inconsistency in the data processing procedure defined in the block diagram, the processing circuitry outputs violation information notifying of the inconsistency in the data processing procedure. 9. The program code generation apparatus according to claim 7 , wherein the processing circuitry generates a program code from the block diagram when there is no inconsistency in the data processing procedure defined in the block diagram.
Preparing or optimising for loading · CPC title
Dependency analysis; Data or control flow analysis · CPC title
Arrangements for executing specific programs · CPC title
Compilation · CPC title
Prevention of errors by analysis, debugging or testing of software · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.