Comparator circuit, A/D conversion circuit, and display apparatus

US10615786B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10615786-B2
Application numberUS-201816230328-A
CountryUS
Kind codeB2
Filing dateDec 21, 2018
Priority dateJun 12, 2013
Publication dateApr 7, 2020
Grant dateApr 7, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A comparator circuit according to the present disclosure includes a first switch section that selectively takes in a signal voltage, a second switch section that selectively takes in a control waveform, a differential amplifier including a non-inverted input end connected to each of output ends of the first switch section and the second switch section, a capacity section including one end connected to an inverted input end of the differential amplifier and the other end supplied with a reference voltage, and a third switch section that selectively short-circuits the inverted input end and an output end of the differential amplifier.

First claim

Opening claim text (preview).

What is claimed is: 1. A comparator circuit, comprising: a first switch section; a second switch section configured to selectively receive a control waveform that has a voltage variation of a sawtooth waveform; a capacity section that includes a first end and a second end, wherein the first end of the capacity section is connected to each of an output end of the first switch section and an output end of the second switch section; a differential amplifier that includes: an inverted input end connected to the second end of the capacity section, and a non-inverted input end supplied with a reference voltage; and a third switch section configured to selectively short-circuit the inverted input end and an output end of the differential amplifier. 2. The comparator circuit according to claim 1 , wherein the reference voltage is a fixed voltage. 3. The comparator circuit according to claim 1 , wherein each of the first switch section and the third switch section is driven by a first switch control pulse that has a first phase, and the second switch section is driven by a second switch control pulse that has a second phase opposite to the first phase. 4. The comparator circuit according to claim 1 , further comprising a current supply section connected to the output end of the differential amplifier, wherein the current supply section is configured to supply current based on an output of the differential amplifier, the reference voltage is independent of a power-supply section and a ground section, and the ground section corresponds to the current supply section. 5. The comparator circuit according to claim 1 , wherein the first switch section is configured to selectively receive a signal voltage. 6. The comparator circuit according to claim 1 , wherein the comparator circuit is an Analog/Digital (A/D) conversion circuit. 7. A comparator circuit, comprising: a first switch section; a second switch section configured to selectively receive a control waveform that has a voltage variation of a sawtooth waveform; a differential amplifier that includes a non-inverted input end and an inverted input end, wherein the non-inverted input end is connected to each of an output end of the first switch section and an output end of the second switch section; a capacity section that includes a first end connected to the inverted input end of the differential amplifier, and a second end supplied with a reference voltage; and a third switch section configured to selectively short-circuit the inverted input end and an output end of the differential amplifier. 8. The comparator circuit according to claim 7 , wherein the reference voltage is a fixed voltage. 9. The comparator circuit according to claim 7 , wherein each of the first switch section and the third switch section is driven by a first switch control pulse that has a first phase, and the second switch section is driven by a second switch control pulse that has a second phase opposite to the first phase. 10. The comparator circuit according to claim 7 , further comprising a current supply section connected to the output end of the differential amplifier, wherein the current supply section is configured to supply current based on an output of the differential amplifier, the reference voltage is independent of a power-supply section and a ground section, and the ground section corresponds to the current supply section. 11. The comparator circuit according to claim 7 , wherein the first switch section is configured to selectively receive a signal voltage.

Assignees

Inventors

Classifications

  • using clock signals · CPC title

  • Input signal compared with linear ramp · CPC title

  • using pulse width modulation · CPC title

  • Details of flat display driving waveforms · CPC title

  • semiconductive, e.g. using light-emitting diodes [LED] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10615786B2 cover?
A comparator circuit according to the present disclosure includes a first switch section that selectively takes in a signal voltage, a second switch section that selectively takes in a control waveform, a differential amplifier including a non-inverted input end connected to each of output ends of the first switch section and the second switch section, a capacity section including one end conne…
Who is the assignee on this patent?
Sony Semiconductor Solutions Corp
What technology area does this patent fall under?
Primary CPC classification H03K5/2481. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 07 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).