Optimising data transmission in a hypercube network

US10608982B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10608982-B2
Application numberUS-201715677678-A
CountryUS
Kind codeB2
Filing dateAug 15, 2017
Priority dateOct 26, 2011
Publication dateMar 31, 2020
Grant dateMar 31, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of operating a hypercube network of processing devices includes determining that a plurality of the processing devices are storing data to be processed at a single processing device, obtaining the addresses of the plurality of processing devices storing the data to be processed, determining the most common number for each digit of the addresses of the plurality of processing devices storing the data to be processed, generating a new address comprising the determined most common number for each digit, and transferring the data to be processed to the processing device with the generated new address.

First claim

Opening claim text (preview).

The invention claimed is: 1. A system comprising: a hypercube network of a set of processing devices, wherein each processing device in the set is associated with an address that comprises a first digit and a second digit; a processor; and a memory in communication with the processor, the memory containing program instructions that, when executed by the processor, are configured to cause the processor to perform a method, the method comprising: identifying a subset of processing devices within the set of processing devices; detecting a set of data that is configured to be processed at a single processing device in the set of processing devices, wherein each processing device of the subset of processing devices stores a portion of the set of data; determining a target address of a target processing device in the set of processing devices, the determining comprising: determining the size of the portion of the set of data that is stored by each of the processing devices in the subset or processing devices; identifying the first digit of the address of each processing device in the subset of processing devices, resulting in a set of first digits; identifying the second digit of the address of each processing device in the subset of processing devices, resulting in a set of second digits; determining a first most common number of the set of first digits, wherein the determination of the first most common number is weighted according to the determined size of the portion of the set of data stored by each of the processing devices; establishing the first most common number of the set of first digits as the first digit of the target address; determining a second most common number of the set of second digits, wherein the determination of the second most common number is weighted according to the determined size of the portion of the set of data stored by each of the processing devices; establishing the second most common number of the set of second digits as the second digit of the target address; and transmitting the set of data to the target processing device at the target address. 2. The system of claim 1 , wherein determining the first most common number of the set of first digits further comprises: determining that two numbers are equally common in the set of first digits; and selecting one of the two equally common numbers. 3. The system of claim 1 , wherein determining the target address further comprises: determining that a first processing device in the subset of processing devices is associated with more-than-one address; selecting one address of the more-than-one address; and removing the non-selected addresses of the more-than-one address from the determining the target address, such that the set of first digits and the set of second digits do not include digits from the removed addresses.

Assignees

Inventors

Classifications

  • Routing performance; Theoretical aspects · CPC title

  • H04L45/06Primary

    Deflection routing, e.g. hot-potato routing · CPC title

  • Shortest path evaluation · CPC title

  • H04L61/20Primary

    Electricity · mapped topic

  • H04L61/50Primary

    Address allocation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10608982B2 cover?
A method of operating a hypercube network of processing devices includes determining that a plurality of the processing devices are storing data to be processed at a single processing device, obtaining the addresses of the plurality of processing devices storing the data to be processed, determining the most common number for each digit of the addresses of the plurality of processing devices st…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H04L45/06. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 31 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).