Multilayer ceramic capacitor and manufacturing method of multilayer ceramic capacitor
US-2019267189-A1 · Aug 29, 2019 · US
Multilayer capacitor including liquid pocket
US10607783B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10607783-B2 |
| Application number | US-201916279135-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 19, 2019 |
| Priority date | Aug 1, 2018 |
| Publication date | Mar 31, 2020 |
| Grant date | Mar 31, 2020 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A multilayer capacitor includes a body in which a plurality of internal electrodes are stacked, including a ceramic sintered body; and external electrodes disposed on an external surface of the body and electrically connected to the internal electrodes. The ceramic sintered body includes a liquid pocket.
First claim
Opening claim text (preview).
What is claimed is: 1. A multilayer capacitor comprising: a body in which a plurality of internal electrodes are stacked, including a ceramic sintered body; and external electrodes disposed on an external surface of the body and electrically connected to the internal electrodes, wherein the ceramic sintered body includes a liquid pocket, and wherein a diameter of the liquid pocket is within a range from 10 to 50 nm. 2. The multilayer capacitor of claim 1 , wherein the liquid pocket is disposed at a grain boundary in the ceramic sintered body. 3. The multilayer capacitor of claim 2 , wherein the liquid pocket is disposed at a multiple grain boundary by at least three grains adjacent to each other among a plurality of grains included in the ceramic sintered body. 4. The multilayer capacitor of claim 2 , wherein among a plurality of grains included in the ceramic sintered body, a grain adjacent to the liquid pocket has a smaller size than that of a grain not adjacent to the liquid pocket. 5. The multilayer capacitor of claim 4 , wherein among the plurality of grains included in the ceramic sintered body, an average size of the grains adjacent to the liquid pocket is smaller than an average size of the grains that are not adjacent to the liquid pocket. 6. The multilayer capacitor of claim 1 , wherein the ceramic sintered body is formed of a BT based ceramic material, and contains at least one of Si or Al ingredients as addition ingredients. 7. The multilayer capacitor of claim 1 , wherein an average interval between internal electrodes adjacent to each other among the plurality of internal electrodes is 0.4 μm or less. 8. The multilayer capacitor of claim 1 , wherein an average thickness of the plurality of internal electrodes is 0.4 μm or less. 9. The multilayer capacitor of claim 1 , wherein the liquid pocket is disposed in a dielectric layer separating adjacent internal electrodes. 10. A multilayer capacitor of comprising: a body in which a plurality of internal electrodes are stacked, including a ceramic sintered body; and external electrodes disposed on an external surface of the body and electrically connected to the internal electrodes, wherein the ceramic sintered body includes a liquid pocket, and wherein an average diameter of the liquid pocket is within a range from 10 to 50 nm. 11. The multilayer capacitor of claim 1 , wherein the ceramic sintered body further includes a void. 12. The multilayer capacitor of claim 11 , wherein the void has a larger size than that of the liquid pocket. 13. The multilayer capacitor of claim 11 , wherein the void has a size of 0.1 to 10 μm based on a cross section.
Assignees
Inventors
Classifications
- H01G4/30Primary
Stacked capacitors (H01G4/33 takes precedence) · CPC title
- H01G4/1227Primary
based on alkaline earth titanates · CPC title
Form of non-self-supporting electrodes · CPC title
Liquid dielectrics · CPC title
Ceramic dielectrics {(H01G4/085 takes precedence)} · CPC title
Patent family
Related publications grouped by family.
External sources
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US10607783B2 cover?
- A multilayer capacitor includes a body in which a plurality of internal electrodes are stacked, including a ceramic sintered body; and external electrodes disposed on an external surface of the body and electrically connected to the internal electrodes. The ceramic sintered body includes a liquid pocket.
- Who is the assignee on this patent?
- Samsung Electro Mech
- What technology area does this patent fall under?
- Primary CPC classification H01G4/30. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Mar 31 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).