Capacitive logic cell

US10593485B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10593485-B2
Application numberUS-201816044126-A
CountryUS
Kind codeB2
Filing dateJul 24, 2018
Priority dateJul 25, 2017
Publication dateMar 17, 2020
Grant dateMar 17, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A logic cell including a fixed assembly including a first electrode, a mobile assembly including a second electrode, and third, fourth, and fifth electrodes, wherein: the first, second, third, fourth, and fifth electrodes are insulated from one another; the first and second electrodes define a capacitor variable according to the position of the mobile assembly relative to the fixed assembly; the third electrode is connected to a node of application of a first logic input signal; the fourth electrode is connected to a node of application of a second logic input signal; the fifth electrode is connected to a reference node; and the position of the second electrode relative to the first electrode is a function of a combination of the first and second logic input signals.

First claim

Opening claim text (preview).

What is claimed is: 1. A capacitive logic cell comprising a fixed assembly comprising a first electrode, a mobile assembly comprising a second electrode, and third, fourth, and fifth electrodes, wherein: the first, second, third, fourth, and fifth electrodes are electrically insulated from one another; the first and second electrodes define a first variable capacitor according to the position of the mobile assembly relative to the fixed assembly; the third electrode is connected to a node of application of a first logic input signal of the cell; the fourth electrode is connected to a node of application of a second logic input signal of the cell; the fifth electrode is connected to a node of application of a first reference potential of the cell; and the position of the second electrode relative to the first electrode is a function of a combination of the first and second logic input signals, wherein: the mobile assembly is mobile in translation with respect to the fixed assembly to vary the surface area of the second electrode opposite the first electrode without varying the distance between the first and second electrodes; or the mobile assembly is mobile in translation with respect to the fixed assembly to vary the distance between the first and second electrodes without varying the surface area of the second electrode opposite the first electrode. 2. The cell of claim 1 , wherein the first and second logic input signals are referenced to said node of application of a first reference potential. 3. The cell of claim 1 , further comprising a sixth electrode electrically insulated from the first, second, third, fourth, and fifth electrodes, the sixth electrode being connected to a node of application of a second reference potential, wherein the first logic input signal is referenced to said node of application of a first reference potential and the second logic input signal is referenced to said node of application of a second reference potential. 4. The cell of claim 1 , wherein the second electrode is connected to a node of application of a power supply voltage of the cell, and wherein the first electrode is connected to a node supplying a first logic output signal of the cell. 5. The cell of claim 1 , comprising a first electrostatic actuation device capable of causing a displacement of the mobile assembly with respect to the fixed assembly according to the state of the first logic input signal, and a second electrostatic actuation device capable of causing a displacement of the mobile assembly with respect to the fixed assembly according to the state of the second logic input signal. 6. The cell of claim 1 , comprising an electrostatic actuation device capable of causing a displacement of the mobile assembly with respect to the fixed assembly according to the state of the first logic input signal, and an electrodynamic actuation device capable of causing a displacement of the mobile assembly with respect to the fixed assembly according to the state of the second logic input signal. 7. The cell of claim 1 , wherein the first electrode comprises first and second interconnected conductive portions arranged on either side of the second electrode to limit the influence of the voltage between the first and second electrodes on the position of the mobile assembly relative to the fixed assembly. 8. The cell of claim 3 , comprising a seventh electrode connected to a node of application of a third logic input signal of the cell, wherein the position of the second electrode relative to the first electrode is a function of a combination of the first, second, and third logic input signals. 9. The cell of claim 8 , wherein the fixed assembly comprises an eighth electrode electrically insulated from the first electrode, the eighth and second electrodes defining a second variable capacitor according to the position of the mobile assembly relative to the fixed assembly. 10. The cell of claim 9 , wherein the eighth electrode is connected to a node supplying a second logic output signal of the cell.

Assignees

Inventors

Classifications

  • in field effect transistor circuits · CPC title

  • H03K19/20Primary

    characterised by logic function, e.g. AND, OR, NOR, NOT circuits (H03K19/003 - H03K19/01 take precedence) · CPC title

  • having trapezoidal shape · CPC title

  • H01G5/16Primary

    using variation of distance between electrodes · CPC title

  • using dielectric elements with variable dielectric constant, e.g. ferro-electric capacitors · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10593485B2 cover?
A logic cell including a fixed assembly including a first electrode, a mobile assembly including a second electrode, and third, fourth, and fifth electrodes, wherein: the first, second, third, fourth, and fifth electrodes are insulated from one another; the first and second electrodes define a capacitor variable according to the position of the mobile assembly relative to the fixed assembly; th…
Who is the assignee on this patent?
Commissariat Energie Atomique
What technology area does this patent fall under?
Primary CPC classification H03K19/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 17 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).