Shift register unit and method for driving same, shift register circuit and display apparatus

Patent metadata

Field	Value
Publication number	US-10593284-B2
Application number	US-201514912635-A
Country	US
Kind code	B2
Filing date	Jul 29, 2015
Priority date	Dec 26, 2014
Publication date	Mar 17, 2020
Grant date	Mar 17, 2020

Abstract

The present disclosure provides provide a shift register unit and a method for driving the shift register unit, a shift register circuit and a display apparatus. The shift register unit comprises: a charging module connected to an input terminal and a pull-up node and configured to generate a pull-up signal; a pull-up module connected to the pull-up node, a first clock signal terminal and an output terminal of the shift register unit, and configured to charge the output terminal of the shift register unit; a first pull-down control module connected to a second clock signal terminal, the pull-up node, a low voltage terminal and a pull-down control node, and configured to generate a pull-down control signal; a second pull-down control module connected to the pull-down control node, the pull-up node, the second clock signal terminal, the low voltage terminal and the pull-down node, and configured to generate a pull-down signal; a first pull-down module connected to a first reset terminal, the output terminal of the shift register unit and the low voltage terminal, and configured to discharge the output terminal of the shift register unit; a second pull-down module connected to a pull-down node, the second clock signal terminal, the output terminal of the shift register unit, the pull-up node and the low voltage terminal, and configured to discharge the output terminal of the shift register unit; and a reset module connected to a second reset terminal, the pull-up node and the low voltage terminal, and configured to reset the pull-up node.

First claim

What is claimed is:

1. A shift register unit, comprising:
a charging module having an input terminal and a control terminal both connected to an input terminal of the shift register unit and an output terminal connected to a pull-up node, and configured to receive an input signal and pull up a potential at the pull-up node in response to the input signal to generate a pull-up signal;
a pull-up module having a control terminal connected to the pull-up node, an input terminal connected to a first clock signal terminal of the shift register unit and an output terminal connected to an output terminal of the shift register unit, and configured to receive a first clock signal and charge the output terminal of the shift register unit during a pull-up period in response to the pull-up signal;
a first pull-down control module having a first control terminal and a first input terminal connected both to a second clock signal terminal of the shift register unit, a second control terminal connected to the pull-up node, a second input terminal connected to a low voltage terminal of the shift register unit and an output terminal connected to a pull-down control node, and configured to receive a second clock signal, and generate a pull-down control signal at the pull-down control node in response to the second clock signal;
a second pull-down control module having a first control terminal connected to the pull-down control node, a second control terminal connected to the pull-up node, a first input terminal connected to the second clock signal terminal of the shift register unit, a second input terminal connected to the low voltage terminal of the shift register unit and an output terminal connected to a pull-down node, and configured to receive the second clock signal and generate a pull-down signal at the pull-down node in response to the pull-down control signal and the pull-up signal;
a first pull-down module having a control terminal connected to a first reset terminal of the shift register unit, an input terminal connected to the output terminal of the shift register unit and an output terminal connected to the low voltage terminal of the shift register unit, and configured to discharge the output terminal of the shift register unit in response to a first reset signal in a first pull-down period;
a second pull-down module having a first control terminal connected to the pull-down node, a second control terminal connected to the second clock signal terminal of the shift register unit, a first input terminal connected to the output terminal of the shift register unit, a second input terminal connected to the pull-up node and an output terminal connected to the low voltage terminal of the shift register unit, and configured to discharge the output terminal of the shift register unit in response to the pull-down signal and the second clock signal in a second pull-down period; and
a reset module having a control terminal connected to a second reset terminal of the shift register unit, an input terminal connected to the pull-up node and an output terminal connected to the low voltage terminal of the shift register unit, and configured to reset the pull-up node in response to a second reset signal in the second pull-down period,
wherein the first and second clock signals have opposite phases, the second pull-down module is configured to be disabled in the first pull-down period, and the pull-up module is configured to discharge the output terminal of the shift register unit in the first pull-down period,
wherein the first pull-down control module comprises: a seventh transistor having a gate connected to the gate of a third transistor of the pull-up module, a first electrode connected to the pull-down control node and a second electrode connected to the low voltage terminal; and an eighth transistor having a gate and a first electrode both connected to the second clock signal terminal and a second electrode connected to the pull-down control node,
wherein the seventh transistor and the eighth transistor are selected so that the first pull-down control-module maintains a potential at the pull-down control node at low it response to both the second clock signal and the pull-up signal being high in the first pull-down period, and pulls up the potential at the pull-down control node in response to the second clock signal being high and the pull-up signal being low in the second pull-down period.

2. The shift register unit of claim 1 , wherein the charging module comprises a first transistor having a gate and a first electrode both connected to the input terminal of the shift register unit and a second electrode connected to the pull-up node.

3. The shift register unit of claim 1 , wherein the reset module comprises a second transistor having a gate connected to the second reset terminal, a first electrode connected to the pull-up node and a second electrode connected to the low voltage terminal.

4. The shift register unit of claim 1 , wherein the pull-up module comprises the third transistor having a gate connected to the pull-up node, a first electrode connected to the first clock signal terminal and a second electrode connected to the output terminal.

5. The shift register unit of claim 1 , wherein the first pull-down module comprises a fourth transistor having a gate connected to the first reset terminal, a first electrode connected to the output terminal and a second electrode connected to the low voltage terminal.

6. The shift register unit of claim 1 , wherein the second pull-down control module comprises: a fifth transistor having a gate connected to the pull-down control node, a first electrode connected to the second clock signal terminal and a second electrode connected to the pull-down node; and a sixth transistor having a gate connected to the gate of the third transistor, a first electrode connected to the pull-down node and a second electrode connected to the low voltage terminal.

7. The shift register unit of claim 1 , wherein the second pull-down module comprises: a ninth transistor having a gate connected to the pull-down node, a first electrode connected to the pull-up node and a second electrode connected to the low voltage terminal; a tenth transistor having a gate connected to the pull-down node, a first electrode connected to the output terminal and a second electrode connected to the low voltage terminal; and an eleventh transistor having a gate connected to the second clock signal terminal, a first electrode connected to the output terminal and a second electrode connected to the low voltage terminal.

8. The shift register unit of claim 1 , wherein the pull-up module and the first pull-down module discharge the output terminal of the shift register unit simultaneously in the first pull-down period.

9. The shift register unit of claim 1 , wherein the pull-up module comprises the third transistor having a gate connected to the pull-up node, a first electrode connected to the first clock signal terminal and a second electrode connected to the output terminal, wherein the first pull-down module comprises a fourth transistor having a gate connected to the first reset terminal, a first electrode connected to the output terminal and a second electrode connected to the low voltage terminal, and wherein the third and fourth transistors have larger dimensions than transistors in other modules.

10. The shift register unit of claim 1 , wherein the second reset signal is delayed by a half of the actual charging time for one gate line with respect to the first reset signal.

11. A method for driving a shift register unit according to claim 1 , comprising:
in a charging period, the charging module pulling up the potenti

Assignees

• Boe Technology Group Co Ltd
• Hefei Xinsheng Optoelectronics Technology Co Ltd

Inventors

• Yang Tong
• Ma Rui
• Wang Guolei

Classifications

• G09G2320/0252

  Improving the response speed · CPC title

• G11C19/28

  using semiconductor elements (G11C19/14, G11C19/36 take precedence) · CPC title

• G09G2310/0286

  Details of a shift registers arranged for use in a driving circuit · CPC title

• G09G2310/0251

  Precharge or discharge of pixel before applying new pixel voltage · CPC title

• G09G2310/0267

  Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays · CPC title