Connector, display screen and method for manufacturing the display screen

US10591789B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10591789-B2
Application numberUS-201816108139-A
CountryUS
Kind codeB2
Filing dateAug 22, 2018
Priority dateOct 10, 2017
Publication dateMar 17, 2020
Grant dateMar 17, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A connector, a display screen and a method for manufacturing the display screen are provided. The connector includes a substrate, and a conductor structure arranged on the substrate. One end of the conductor structure is connected to a data signal line on a display panel, and the other end of the conductor structure is connected to a driver integrated circuit IC arranged on a non-display side of the display panel. A target surface, away from the substrate, of the conductor structure is uneven. The connector reduces the probability of the conductor structure breaking under the stress of the substrate, thereby guaranteeing the good display effect of the display screen.

First claim

Opening claim text (preview).

What is claimed is: 1. A display screen, comprising: a display panel, a driver IC and a connector, wherein the driver IC is arranged on a non-display side of the display panel, and the connector is configured to connect the display panel and the driver IC; and the connector comprises a substrate on which a conductor structure is arranged, one end of the conductor structure is connected to a data signal line on the display panel, the other end of the conductor structure is connected to the driver IC arranged on the non-display side of the display panel, and a target surface, away from the substrate, of the conductor structure is uneven, wherein the display panel comprises: a substrate base, and an active layer, a first gate insulating layer, a first gate signal line, a second gate insulating layer, a second gate signal line, an interlayer dielectric layer and a data signal line which are arranged on the substrate base in sequence; the connector comprises a substrate on which two conductor layers and two target insulating layers are arranged, the two target insulating layers being stacked between the two conductor layers; wherein the first conductor layer close to the substrate is formed of the same material layer as that of the first gate signal line; the first target insulating layer close to the substrate is formed of the same material layer as that of the second gate insulating layer; the second target insulating layer close to the substrate is formed of the same material layer as that of the interlayer dielectric layer; the second conductor layer close to the substrate is formed of the same material layer as that of the data signal line; and the second conductor layer close to the substrate is connected to the data signal line, and any one of the two conductor layers is connected to the driver IC. 2. The display screen according to claim 1 , wherein the substrate comprises: a PI substrate, and a water-blocking layer, a buffer layer and an auxiliary insulating layer which are arranged on the PI substrate in sequence, wherein the m conductor layers are arranged on the auxiliary insulating layer, and the auxiliary insulating layer is formed of the same material layer as that of the first gate insulating layer. 3. The display screen according to claim 1 , wherein the display panel comprises a substrate base, and an active layer, a first gate insulating layer, a first gate signal line, a second gate insulating layer, a second gate signal line, an interlayer dielectric layer and a data signal line which are arranged on the substrate base in sequence; the connector comprises a substrate on which three conductor layers and two target insulating layers are arranged, the conductor layers and the target insulating layers being alternately arranged; wherein the first conductor layer close to the substrate is formed of the same material layer as that of the first gate signal line; the first target insulating layer close to the substrate is formed of the same material layer as that of the second gate insulating layer; the second conductor layer close to the substrate is formed of the same material layer as that of the second gate signal line; the second target insulating layer close to the substrate is formed of the same material layer as that of the interlayer dielectric layer; the third conductor layer close to the substrate is formed of the same material layer as that of the data signal line; and the third conductor layer close to the substrate is connected to the data signal line, and any one of the third conductor layers is connected to the driver IC. 4. The display screen according to claim 3 , wherein the substrate comprises: a PI substrate, and a water-blocking layer, a buffer layer and an auxiliary insulating layer which are arranged on the PI substrate in sequence, wherein the m conductor layers are arranged on the auxiliary insulating layer, and the auxiliary insulating layer is formed of the same material layer as that of the first gate insulating layer. 5. The display screen according to claim 1 , wherein the display panel comprises a substrate base, and an active layer, a first gate insulating layer, a first gate signal line, a second gate insulating layer, a second gate signal line, an interlayer dielectric layer and a data signal line which are arranged on the substrate base in sequence; the connector comprises a substrate on which two conductor layers and one target insulating layer are arranged, the target insulating layer being arranged between the two conductor layers; wherein the first conductor layer close to the substrate is formed of the same material layer as that of the second gate signal line; the target insulating layer is formed of the same material layer as that of the interlayer dielectric layer; the second conductor layer close to the substrate is formed of the same material layer as that of the data signal line; and the second conductor layer close to the substrate is connected to the data signal line, and any one of the two conductor layers is connected to the driver IC. 6. The display screen according to claim 5 , wherein the substrate comprises: a PI substrate, and a water-blocking layer, a buffer layer and two auxiliary insulating layers which are all arranged on the PI substrate in sequence, wherein the m conductor layers are arranged on the two auxiliary insulating layers, and the auxiliary insulating layer, close to the buffer layer, of the two auxiliary insulating layers is formed of the same material layer as that of the first gate insulating layer; the auxiliary insulating layer, away from the buffer layer, of the two auxiliary insulating layers is formed of the same material layer as that of the second gate insulating layer. 7. The display screen according to claim 1 , wherein the substrate comprises a target region, and a first edge region and a second edge region, which are located on two sides of the target region respectively, and a portion, located on the target region, in the target surface is uneven, and portions, located on the first edge region and the second edge region, in the target region are even. 8. The display screen according to claim 7 , wherein at least one of the target insulating layers is arranged between every two adjacent conductor layers in the m conductor layers. 9. The display screen according to claim 1 , wherein the substrate comprises a target region, and a first edge region and a second edge region which are located on two sides of the target region respectively, wherein portions, located on the target region, the first edge region and the second edge region, in the target surface are uneven. 10. The display screen according to claim 9 , wherein the target region of the substrate is provided with a groove whose opening faces the conductor structure. 11. The display screen according to claim 1 , wherein the conductor structure comprises m conductive layers arranged on the substrate on which n target insulating layers are also arranged, where m≥2, n≥1; the m conductive layers comprise a data conductor layer and a circuit conductor layer, wherein the data conductor layer is connected to the data signal line, and the circuit conductor layer is connected to the driver IC; and the n target insulating layers are located among the m conductor layers, and the m conductor layers are connected through via holes in the n target insulating layers. 12. A method for manufacturing a display screen, comprising the following steps: forming a connector by arranging, on a substrate, a conductor structure whose target surface away from the substrate is uneven; connecting one end of the conductor structure to a data signa

Assignees

Inventors

Classifications

  • for connection between PCB and component, e.g. display · CPC title

  • G02F1/1333Primary

    Constructional arrangements; {Manufacturing methods}(G02F1/135, G02F1/136 take precedence) · CPC title

  • Conductors connecting driver circuitry and terminals of panels · CPC title

  • Active-matrix OLED [AMOLED] displays · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10591789B2 cover?
A connector, a display screen and a method for manufacturing the display screen are provided. The connector includes a substrate, and a conductor structure arranged on the substrate. One end of the conductor structure is connected to a data signal line on a display panel, and the other end of the conductor structure is connected to a driver integrated circuit IC arranged on a non-display side o…
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Chengdu Boe Optoelect Tech Co
What technology area does this patent fall under?
Primary CPC classification G02F1/1333. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 17 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).